

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario




Date: Friday, September 04, 2009 Rev 0

Sheet 1 of 18

Title M97 1GB GDDR5 Dell Reebok

Doc No. 105-B779xx-10



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representation or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario
 Date: Friday, September 04, 2009 Rev 0
 Sheet 3 of 18 Doc No. 105-B779xx-10

Title: M37 1GB GDDR5 Dell Reebok

U1C

DDR2
DDR3/GDDR5
DDR3
DQA0_0 C37
DQA0_1 C36
DQA0_2 A35
DQA0_3 E34
DQA0_4 G33
DQA0_5 D32
DQA0_6 F31
DQA0_7 E32
DQA0_8 F31
DQA0_9 D31
DQA0_10 C30
DQA0_11 A30
DQA0_12 F29
DQA0_13 C28
DQA0_14 A28
DQA0_15 E28
DQA0_16 D27
DQA0_17 F26
DQA0_18 C25
DQA0_19 A25
DQA0_20 F24
DQA0_21 C24
DQA0_22 A24
DQA0_23 E24
DQA0_24 D23
DQA0_25 F22
DQA0_26 C22
DQA0_27 A22
DQA0_28 F21
DQA0_29 C21
DQA0_30 A21
DQA1_0 C18
DQA1_1 A18
DQA1_2 F18
DQA1_3 D17
DQA1_4 A16
DQA1_5 F16
DQA1_6 D15
DQA1_7 E14
DQA1_8 F14
DQA1_9 D13
DQA1_10 F12
DQA1_11 A12
DQA1_12 D11
DQA1_13 F10
DQA1_14 A10
DQA1_15 G10
DQA1_16 G13
DQA1_17 H13
DQA1_18 H13
DQA1_19 H11
DQA1_20 G10
DQA1_21 G10
DQA1_22 K9
DQA1_23 K10
DQA1_24 G9
DQA1_25 A8
DQA1_26 C8
DQA1_27 E8
DQA1_28 A6
DQA1_29 C6
DQA1_30 E6
DQA1_31 A5

DDR2
DDR3/GDDR5
DDR3
MAA0_0/MAA_0 G24
MAA0_1/MAA_1 J23
MAA0_2/MAA_2 J24
MAA0_3/MAA_3 J26
MAA0_4/MAA_4 J26
MAA0_5/MAA_5 J26
MAA0_6/MAA_6 J21
MAA0_7/MAA_7 G21
MAA0_8/MAA_8 H19
MAA0_9/MAA_9 H19
MAA1_0/MAA_1 I13
MAA1_1/MAA_2 I13
MAA1_2/MAA_3 I16
MAA1_3/MAA_4 I16
MAA1_4/MAA_5 I16
MAA1_5/MAA_6 I17
MAA1_6/MAA_7 I17

DDR2
DDR3/GDDR5
DDR3
WCKA0_0/DQMA_0 A32
WCKA0B_0/DQMA_1 C32
WCKA0_1/DQMA_2 D23
WCKA0B_1/DQMA_3 E22
WCKA0_2/DQMA_4 F22
WCKA0B_2/DQMA_5 A14
WCKA0_3/DQMA_6 E10
WCKA0B_3/DQMA_7 D9

DDR2
DDR3/GDDR5
DDR3
EDCA0_0/QSA_0/RDQSA_0 C34
EDCA0_1/QSA_1/RDQSA_1 D23
EDCA0_2/QSA_2/RDQSA_2 D25
EDCA0_3/QSA_3/RDQSA_3 E20
EDCA1_0/QSA_4/RDQSA_4 E16
EDCA1_1/QSA_5/RDQSA_5 E12
EDCA1_2/QSA_6/RDQSA_6 J10
EDCA1_3/QSA_7/RDQSA_7 D7


DDR2
DDR3/GDDR5
DDR3
DDBIA0_0/QSA_0B/WQSA_0 A34
DDBIA0_1/QSA_1B/WQSA_1 E30
DDBIA0_2/QSA_2B/WQSA_2 E26
DDBIA0_3/QSA_3B/WQSA_3 C16
DDBIA0_4/QSA_4B/WQSA_4 C12
DDBIA0_5/QSA_5B/WQSA_5 J11
DDBIA0_6/QSA_6B/WQSA_6 F8

DDR2
DDR3/GDDR5
DDR3
ADBIA0/ODT0A J21
ADBIA0/ODT0B J21
ADBIA0/ODT1A G19
ADBIA0/ODT1B G19
CLKA0 J27
CLKA0B G27
CLKA1 J14
CLKA1B J14
RASA0B K23
RASA1B K19
CASA0B K20
CASA1B K17
CSA0B_0 K24
CSA0B_1 K27
CSA1B_0 J13
CSA1B_1 J16


DDR2
DDR3/GDDR5
DDR3
MVRFDA L20
MVRFSA L20
MEM_CALRNO L27
MEM_CALRNI N12
MEM_CALRNP AG12
MEM_CALRP1 M12
MEM_CALRP2 M27
MEM_CALRP3 AH12

DDR2
DDR3/GDDR5
DDR3
MAA0_8 H23
MAA1_8 J19

MEMORY INTERFACE A



MEMORY INTERFACE B



U1D

DDR2
DDR3/GDDR5
DDR3
DOB0_0 C5
DOB0_1 C5
DOB0_2 E3
DOB0_3 F1
DOB0_4 F1
DOB0_5 F3
DOB0_6 F5
DOB0_7 G4
DOB0_8 H4
DOB0_9 H6
DOB0_10 H4
DOB0_11 K4
DOB0_12 K5
DOB0_13 K4
DOB0_14 M4
DOB0_15 M1
DOB0_16 M3
DOB0_17 M5
DOB0_18 N4
DOB0_19 P6
DOB0_20 P5
DOB0_21 S4
DOB0_22 T6
DOB0_23 T1
DOB0_24 U4
DOB0_25 V6
DOB0_26 V4
DOB0_27 V3
DOB0_28 Y6
DOB0_29 Y6
DOB0_30 Y3
DOB0_31 Y6

DDR2
DDR3/GDDR5
DDR3
MAB0_0/MAB_0 P8
MAB0_1/MAB_1 T9
MAB0_2/MAB_2 P9
MAB0_3/MAB_3 N7
MAB0_4/MAB_4 N8
MAB0_5/MAB_5 N8
MAB0_6/MAB_6 L9
MAB0_7/MAB_7 L9

DDR2
DDR3/GDDR5
DDR3
WCKB0_0/DQMB_0 H3
WCKB0B_0/DQMB_1 H1
WCKB0_1/DQMB_2 T3
WCKB0B_1/DQMB_3 T3
WCKB1_0/DQMB_4 AE4
WCKB1B_0/DQMB_5 AF5
WCKB1_1/DQMB_6 AK6
WCKB1B_1/DQMB_7 AK6

DDR2
DDR3/GDDR5
DDR3
EDCB0_0/QS0B_0/RDQS0B_0 ER
EDCB0_1/QS0B_1/RDQS0B_1 K3
EDCB0_2/QS0B_2/RDQS0B_2 E3
EDCB0_3/QS0B_3/RDQS0B_3 K4
EDCB1_0/QS0B_4/RDQS0B_4 AB5
EDCB1_1/QS0B_5/RDQS0B_5 AH1
EDCB1_2/QS0B_6/RDQS0B_6 AW9
EDCB1_3/QS0B_7/RDQS0B_7 AM6





DDR2
DDR3/GDDR5
DDR3
DDBIB0_0/QS0B_0B/WQSB0B_0 G7
DDBIB0_1/QS0B_1B/WQSB0B_1 K1
DDBIB0_2/QS0B_2B/WQSB0B_2 P1
DDBIB0_3/QS0B_3B/WQSB0B_3 LW4
DDBIB0_4/QS0B_4B/WQSB0B_4 AC4
DDBIB0_5/QS0B_5B/WQSB0B_5 AH3
DDBIB0_6/QS0B_6B/WQSB0B_6 AJR
DDBIB0_7/QS0B_7B/WQSB0B_7 AM3

DDR2
DDR3/GDDR5
DDR3
ADBIB0/ODTB0 IT7
ADBIB0/ODTB1 LW7
CLKB0 L19
CLKB0B CL8
CLKB1 AD8
CLKB1B AD7


DDR2
DDR3/GDDR5
DDR3
RASB0B T10
RASB1B CY10
CASB0B W10
CASB1B CA10
CSB0B_0 P10
CSB0B_1 L10
CSB1B_0 AD10
CSB1B_1 CA10

DDR2
DDR3/GDDR5
DDR3
MVRFDB Y12
MVRFSB Y12
WEB0B T8
WEB1B LW8

MEMORY INTERFACE B



Confidential & Proprietary to Advanced Micro Devices Inc.
Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario
Date: Friday, September 04, 2009
Sheet 5 of 18
Doc No. 105-B779xx-10




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2008 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no warranty or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information contained herein.


Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario

DtM: Friday, September 04, 2008 Rev 0
 Sheet 7 of 18
 Title M97 1GB GDDR5 Dell Reebok Doc No. 105-8779x-10

1.8V_REG



1.0V_REG



For Placement: P1 is
 Priority 1, P2
 Second Priority and
 so on.....

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario







Date: Friday, September 04, 2009 Rev 0

Sheet 8 of 18

Doc No. 105-B779xx-10



GPI018	GPI06	GPI020	GPI015	
VID5	VID4	VID3	VID2	VDDC
0	1	0	1	1.250V
0	1	1	0	1.200V
0	1	1	1	1.150V
1	0	0	0	1.100V
1	0	0	1	1.050V
1	0	1	0	1.000V
1	1	0	0	0.950V
1	1	0	1	0.900V
1	1	1	0	0.850V
1	1	1	1	0.800V
1	1	1	1	0.750V



Place R238 use 147K (3160147300G) close to the pin

RT2 s/b placed close to phase 1 output inductor

MEM/IO REGULATOR 1.5V @ 20A








CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC. © 2007 Advanced Micro Devices.
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure Agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario

Date: Friday, September 04, 2009 Rev 0
 Sheet 10 of 18
 Title: M97 1GB CDDR5 Dell Reebok Doc No: 105-B779xx-10

Note: All Grounds Tied together at output Caps.

IO REGULATOR 1.8V @ 4A




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario


Date: Friday, September 04, 2009
 Sheet 11 of 18
 Rev 0

Title: M97 1GB GDDR5 Dell Reebok
 Doc No. 105-B779xx-10

FLASH ROM



On the BOM
use 1M
2280007900G



Strap Name	Pin	Straps description	Default Value
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1	PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN	GPIO2	0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	0
STRAP_BIF_CLK_PM_EN	GPIO8	Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
CONFIG[3]	GPIO9	GPIO9,13,12,11 (config 3,2,1,0): a> If BIOS_ROM_EN = 1, then Config[3:0] defines the ROM Type: b> If BIOS_ROM_EN = 0, then Config[3:0] defines the Aperture size:Size of the primary memory apertures claimed in PCI configuration space 000 = 128MB 001 = 256MB 010 = 64MB 011 = 32MB 100 = 512MB 101 = 1GB 110 = 2GB 111 = 4GB	0101
CONFIG[2]	GPIO13		
CONFIG[1]	GPIO12		
CONFIG[0]	GPIO11		
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
AUD[0]	VSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort and HDMI if adapter is detected; 10 - Audio for DisplayPort only; 11 - Audio for both DisplayPort and HDMI.	1
AUD(1)	HSYNC	HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	1
VIP_DEVICE_STRAP_DIS	V2SYNC	If VIP_DEVICE_STRAP_EN is set to '1', then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to '0', then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
SMS_EN_HARD	H2SYNC		0
Reserve	GENERICC		0

CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
© 2007 Advanced Micro Devices
This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
1 Commerce Valley Drive East
Markham, Ontario






Date: Friday, September 04, 2009

Rev 0

Sheet 12 of 18

Title M97 1GB GDDR5 Dell Reebok

Doc No. 105-B779xx-10



Pin Setting	Modulation Mode
C/D/OFF	
L	Down Spread
M	No Modulation
H	Center Spread

Pin Setting	Input Frequency (MHz)	Output Frequency (MHz)
FR0		
L	90 - 128	90 - 128
H	24.3 - 32.4	90 - 120

Pin Setting	S1	S0	Modulation Ratio (%)	
			Center Spread Mode	Down Spread Mode
L	L	L	± 0.5	-1.0
L	L	H	± 0.25	-0.5
H	L	L	± 1.0	-2.0
H	L	H	± 1.5	-3.0


CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario


Date: Friday, September 04, 2009 Rev 0
 Sheet 13 of 18

Title: M97 1GB GDDR5 Dell Reebok Doc No. 105-B779xx-10

VDDCI REGULATOR 1.1V @ 15A



VID1	VID0	VDDC
1	1	0.92V
0	1	1.02V
1	0	1.12V
0	0	1.22V




CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices.
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure Agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario

Date: Friday, September 04, 2009 Rev 0
 Sheet 16 of 18
 Title: M97 1GB CDDR5 Dell Reebok Doc No: 105-B779xx-10

DELL REEBOK BLOCK DIAGRAM



CONFIDENTIAL & PROPRIETARY TO ADVANCED MICRO DEVICES INC.
 © 2007 Advanced Micro Devices
 This AMD Board schematic and design is the exclusive property of AMD, and is provided only to entities under a non-disclosure agreement with AMD for evaluation purposes. Further distribution or disclosure is strictly prohibited. Use of this schematic and design for any purpose other than evaluation requires a Board Technology License Agreement with AMD. AMD makes no representations or warranties of any kind regarding this schematic and design, including, not limited to, any implied warranty of merchantability or fitness for a particular purpose, and disclaims responsibility for any consequences resulting from use of the information included herein.

Advanced Micro Devices Inc.
 1 Commerce Valley Drive East
 Markham, Ontario



Date: Friday, September 04, 2009 Rev 0
 Sheet 47 of 18

