

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

M97A MLB SCHEMATIC

REFERENCED FROM T18

03/11/2009

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		681298	PRODUCTION RELEASED		
				DATE	DATE
				03/11/09	?

Page	Contents	Sync	Date
1	Table of Contents	T17_MLB	08/22/2007
2	System Block Diagram	T18_MLB	12/12/2007
3	Power Block Diagram	DRAGON	03/13/2008
4	BOM Configuration	M97_MLB	
5	Revision History	M97_MLB	
6	JTAG Scan Chain	BEN	04/04/2008
7	FUNC TEST	M97_MLB	
8	Power Aliases	BEN	04/21/2008
9	SIGNAL ALIAS	M97_MLB	
10	CPU FSB	T18_MLB	12/12/2007
11	CPU Power & Ground	T18_MLB	12/12/2007
12	CPU Decoupling	RAYMOND	03/31/2008
13	eXtended Debug Port (XDP)	T18_MLB	12/12/2007
14	MCP CPU Interface	T18_MLB	04/04/2008
15	MCP Memory Interface	T18_MLB	04/04/2008
16	MCP Memory Misc	T18_MLB	04/04/2008
17	MCP PCIe Interfaces	T18_MLB	04/04/2008
18	MCP Ethernet & Graphics	T18_MLB	04/04/2008
19	MCP PCI & LPC	T18_MLB	04/04/2008
20	MCP SATA & USB	T18_MLB	04/04/2008
21	MCP HDA & MISC	T18_MLB	06/26/2008
22	MCP Power & Ground	T18_MLB	04/04/2008
23	MCP79 A01 Silicon Support	T18_MLB	03/08/2008
24	MCP Standard Decoupling	T18_MLB	04/04/2008
25	MCP Graphics Support	T18_MLB	12/12/2007
26	SB Misc	RAYMOND	04/05/2008
27	FSB/DDR3 Vref Margining	BEN	03/31/2008
28	DDR3 SO-DIMM Connector A	BEN	06/30/2008
29	DDR3 SO-DIMM Connector B	BEN	05/09/2008
30	DDR3 Support	T18_MLB	04/04/2008
31	Right Clutch Connector	YITE	04/22/2008
32	VENICE CONNECTOR	YITE	03/13/2008
33	Ethernet PHY (RTL8211CL)	SUNA	05/23/2008
34	Ethernet & AirPort Support	SUNA	07/01/2008
35	ETHERNET CONNECTOR	SUNA	04/04/2008


Page	Contents	Sync	Date
36	SATA Connectors	CHANGZHANG	04/14/2008
37	External USB Connectors	YUAN.MA	01/18/2008
38	Front Flex Support	YUAN.MA	05/28/2008
39	SMC	T18_MLB	06/26/2008
40	SMC Support	YUAN.MA	05/28/2008
41	LPC+SPI Debug Connector	CHANGZHANG	05/09/2008
42	M97 SMBUS CONNECTIONS	BEN	04/21/2008
43	VOLTAGE SENSING	YUNNU	02/04/2008
44	Current Sensing	YUNNU	04/07/2008
45	Thermal Sensors	YUNNU	03/20/2008
46	Fan	CHANGZHANG	01/18/2008
47	WELLSPRING 1	YUAN.MA	04/22/2008
48	WELLSPRING 2	YUAN.MA	05/09/2008
49	SMS	YUNNU	06/26/2008
50	SPI ROM	CHANGZHANG	05/02/2008
51	AUDIO: CODEC	AUDIO	07/01/2008
52	AUDIO: MIKEY	AUDIO	07/03/2008
53	AUDIO: SPEAKER AMP	AUDIO	07/01/2008
54	AUDIO: JACK	AUDIO	07/01/2008
55	AUDIO: JACK TRANSLATORS	AUDIO	07/01/2008
56	DC-In & Battery Connectors	JACK	03/13/2008
57	PBUS Supply/Battery Charger	RAYMOND	01/31/2008
58	5V/3.3V SUPPLY	RAYMOND	02/08/2008
59	1.5V/0.75V DDR3 SUPPLY	RAYMOND	01/31/2008
60	IMVP6 CPU VCore Regulator	RAYMOND	01/31/2008
61	MCP VCore Regulator	RAYMOND	01/31/2008
62	CPU VTT(1.05V) SUPPLY	RAYMOND	02/08/2008
63	MISC POWER SUPPLIES	RAYMOND	01/23/2008
64	POWER SEQUENCING	YUAN.MA	04/22/2008
65	POWER FETS	YUAN.MA	04/04/2008
66	LVDS CONNECTOR	NMARTIN	04/04/2008
67	DISPLAYPORT SUPPORT	AMASON	04/18/2008
68	DisplayPort Connector	AMASON	06/30/2008
69	LCD BACKLIGHT DRIVER	YITE	08/12/2008
70	LCD Backlight Support	YITE	06/30/2008


Page	Contents	Sync	Date
71	CPU/FSB Constraints	T18_MLB	01/04/2008
72	Memory Constraints	T18_MLB	01/04/2008
73	MCP Constraints 1	T18_MLB	01/04/2008
74	MCP Constraints 2	T18_MLB	12/14/2007
75	Ethernet Constraints	T18_MLB	03/19/2008
76	SMC Constraints	T18_MLB	01/04/2008
77	M97 SPECIAL CONSTRAINTS	M97_MLB	
78	M97 RULE DEFINITIONS	M97_MLB	

POST-RAMP

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7918	1	SCHEM, MLB, M97A	SCH	CRITICAL	
820-2327	1	PCBF, MLB, M97	PCB	CRITICAL	

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	ENG APPD	MFG APPD		
X.XXX :	_____	QA APPD	DESIGNER		
ANGLES :	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				051-7918	REV. C
				SHEET 1 OF 109	



System Block Diagram

SYNC_MASTER=F18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	2		

M97 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=DRAGON SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	3		

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9937	PCBA,MLB,BETTER,M97A	M97A_COMMON,CPU_2_0GHZ,EEE_6KM
630-9938	PCBA,MLB,BEST,M97A	M97A_COMMON,CPU_2_4GHZ,EEE_6KN,KB_BL

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KM]	CRITICAL	EEE_6KM
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:6KN]	CRITICAL	EEE_6KN

BOM Groups

BOM GROUP	BOM OPTIONS
M97A_COMMON	COMMON,ALTERNATE,M97A_MCP,M97A_MISC,M97A_DEBUG_PROD,M97A_PROGPARTS
M97A_MCP	MCP_B02,MCP_PROD,MEMRESET_HW,MEMRESET_MCP,BOOT_MODE_USER,MCPSEQ_SMC,MCP_CS1_NO
M97A_MISC	ONEWIRE_PU,BKLT_PLL_NOT,DP_ESD,PROD_BMON,MIKEY
M97A_PROGPARTS	BOOTROM_PROD,SMC_PROD,IR_PROD,WELLSPRING_PROD
M97A_DEBUG_ENG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TFAD_DEBUG
M97A_DEBUG_PVT	SMC_DEBUG_YES,XDP,LPCPLUS,NO_VREFMRGN
M97A_DEBUG_PROD	SMC_DEBUG_YES,XDP,LPCPLUS_NOT,NO_VREFMRGN

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3693	1	PDC,SLG8E,FRQ,2.0,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_0GHZ
337S3680	1	PDC,SLB4N,FRQ,2.4,25W,1066,RO,3M,BGA	U1000	CRITICAL	CPU_2_4GHZ
338S0635	1	IC,GMCP,MCP79,35X35MM,BGA1437,B02	U1400	CRITICAL	MCP_B02

Programmable Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0563	1	IC,SMC,HS8/2117,9X9MM,TLP,HF	U4900	CRITICAL	SMC_BLANK
341S2444	1	IC,SMC,M97A	U4900	CRITICAL	SMC_PROD
335S0610	1	IC,FLASH,SPI,32MBIT,3.3V,86MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK
341S2440	1	IC,PRGRM,EPI BOOTROM,UNLOCK,M97A	U6100	CRITICAL	BOOTROM_PROD
338S0375	1	IC,CY7C63833,ENCORE II,USB CONTROLLER	U4800	CRITICAL	IR_BLANK
341S2093	1	IC,IR CONTROLLER,M97A	U4800	CRITICAL	IR_PROD
337S2983	1	IC,PSOC+ W/ USB,56 PIN,MLF,CY8C24794	U5701	CRITICAL	WELLSPRING_BLANK
341S2348	1	IC,WELLSPRING CONTROLLER,M97A	U5701	CRITICAL	WELLSPRING_PROD

LOCKED M97A BOOTROM IS 341S2442

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	CYNTEC AS ALTERNATE
152S0796	152S0685		ALL	CYNTEC AS ALTERNATE
152S0694	152S0138		ALL	MAGLAYERS AS ALTERNATE
157S0058	157S0055		ALL	DELTA AS ALTERNATE
104S0018	104S0023		ALL	DALE/VISHAY AS ALTERNATE
128S0093	128S0218		ALL	KEMET AS ALTERNATE
152S0874	152S0516		ALL	MAGLAYERS AS ALTERNATE
152S0847	152S0586		ALL	MAGLAYERS AS ALTERNATE
353S1381	353S1912		ALL	INTERTEC 1846002 AS ALTERNATE
337S3646	337S3693		ALL	NO CPU AS ALTERNATE FOR NO CPU
337S3639	337S3680		ALL	NO CPU AS ALTERNATE FOR NO CPU
341S2287	341S2444		ALL	M97 SMC AS ALTERNATE
341S2285	341S2440		ALL	M97 BOOTROM AS ALTERNATE

M97 BOARD STACK-UP



BOM Configuration
 SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	4		

8

7

6

5

4

3

2

1

Revision History

BOM CHANGES FROM M97:

- REMOVE U5850, L5850, R5854, R5855, C5850, C5855, J5815 ON BETTER BOM.
- STUFF R5932.
- CHANGE R6302 FROM 10K(114S315) TO 1K(114S0218).
- STUFF L6300.
- NOSTUFF L6301.
- UPDATE CPU APNS TO R0 STEPPING.
- UPDATE 897A, 630 NUMBERS AND SEE CODES, AND 051 NUMBER.
- UPDATE 341 NUMBERS FOR SMC AND BOOTROM.
- CHANGE U3700 FROM 3880570 TO 3880594, REALTEK PHY WITH ALDPS FIXED.
- ADD MOLEX SODIMM CONNECTORS AS ALTERNATE TO 00HM(116S0004).
- CHANGE R9711-R9722 FROM 10.0OHM(105S0198) TO 00HM(116S0004).
- CHANGE R9730 FROM 0.10HM(114S0538) TO 00HM(116S0004).
- CHANGE J3900 FROM 514-0596 TO 514-0636.
- CHANGE J4600 AND J4610 FROM 514-0606 TO 514-0638.
- CHANGE J9400 FROM 514-0610 TO 514-0637.
- ADD INTERSIL ISL60002(353S1381) AS ALTERNATE FOR TI REF3333(353S1912).

D

D

C

C

B

B

A

A

C

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT		OF
NONE	5		109

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1



JTAG Scan Chain

SYNC_MASTER=BEN SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	6		

Functional Test Points

8

7

6

5

4

3

2

1

Fan Connectors

1812 TRUE PP5VRT_S0 (NEED 3 TP) 703 805
 1815 TRUE FAN_RT_PWM 4684
 1817 TRUE FAN_RT_TACH 46C4
 (NEED TO ADD 3 GND TP)

MIC FUNC TEST

1821 TRUE MIC_HI_CONN 5481 54D2
 1823 TRUE MIC_LO_CONN 5481 54D2
 1825 TRUE MIC_SHLD_CONN 54D2 55A6

SPEAKER FUNC TEST

1827 TRUE SPKRAMP_L_N_OUT 5382 54D2
 1828 TRUE SPKRAMP_L_P_OUT 5382 54D2
 1829 TRUE SPKRAMP_R_N_OUT 53C3 54C2
 1830 TRUE SPKRAMP_R_P_OUT 53C3 54C2
 1831 TRUE SPKRAMP_SUB_N_OUT 5382 54C2
 1832 TRUE SPKRAMP_SUB_P_OUT 53C2 54C2

THERMAL FUNC TEST

1826 TRUE MCPTHMSNS_D2_P 4585 77D3
 1828 TRUE MCPTHMSNS_D2_N 4585 77D3

LVDS FUNC TEST

1825 TRUE PP3V3_LCDVDD_SW_F 7C3 66C2
 1826 TRUE PP3V3_S0_LCD_F 66C3
 1827 TRUE PPVOUT_S0_LCDBKLT 7C3 66B2 69B3 69C1
 1828 TRUE LVDS_IG_DDC_CLK 18B3 66C5
 1829 TRUE LVDS_IG_DDC_DATA 18B3 66C5
 1830 TRUE LVDS_IG_A_DATA_N<0> 18B3 66C2 73B3
 1831 TRUE LVDS_IG_A_DATA_P<0> 18B3 66C2 73B3
 1832 TRUE LVDS_IG_A_DATA_N<1> 18B3 66C2 73B3
 1833 TRUE LVDS_IG_A_DATA_P<1> 18B3 66C2 73B3
 1834 TRUE LVDS_IG_A_DATA_N<2> 18B3 66C2 73B3
 1835 TRUE LVDS_IG_A_DATA_P<2> 18B3 66C2 73B3
 1836 TRUE LVDS_IG_A_CLK_F_N 66C2 73B3
 1837 TRUE LVDS_IG_A_CLK_F_P 66C2 73B3
 1838 TRUE LED_RETURN_1 66B3 69C1
 1839 TRUE LED_RETURN_2 66B3 69C1
 1840 TRUE LED_RETURN_3 66B3 69B1
 1841 TRUE LED_RETURN_4 66B3 69B1
 1842 TRUE LED_RETURN_5 66B3 69B1
 1843 TRUE LED_RETURN_6 66B3 69B1
 (NEED TO ADD 5 GND TP)

SATA ODD CONN

1824 TRUE PP5V_SW_ODD (NEED 4 TP) 7C3 36B3
 1825 TRUE SMC_ODD_DETECT 36B7 39B8
 1826 TRUE SATA_ODD_D2R_C_P 36B5 73A3
 1827 TRUE SATA_ODD_D2R_C_N 36B5 73A3
 1828 TRUE SATA_ODD_R2D_P 36C5 73A3
 1829 TRUE SATA_ODD_R2D_N 7C5 36C5 73A3
 (NEED TO ADD 4 GND TP)

DC POWER CONN

1833 TRUE PP18V5_DCIN_FUSE (NEED 3 TP) 56D6
 1834 TRUE ADAPTER_SENSE 56D7
 (NEED TO ADD 4 GND TP)

BATT POWER CONN

1835 TRUE PPVBAT_G3H_CONN_F (NEED 3 TP) 56A8
 1836 TRUE GND_BATT_CONN (NEED 3 TP) 56A8
 1837 TRUE SMBUS_SMC_BSA_SCL 7A7 42C5 76D3
 1838 TRUE SMBUS_SMC_BSA_SCL 7A7 787 42C5 76D3
 1839 TRUE SMC_BS_ALRT_L 39C5 40B2 56A8

BATT SIGNAL CONN

1844 TRUE PP3V42_G3H (NEED 3 TP) 785 7C3 8D1
 1845 TRUE SMBUS_SMC_BSA_SCL 7A7 787 42C5 76D3
 1846 TRUE SMBUS_SMC_BSA_SCL 7A7 787 42C5 76D3
 1847 TRUE SMC_BIL_BUTTON_DB_L 56A5
 (NEED TO ADD 3 GND TP)

FRONT FLEX CONN

1848 TRUE PP3V42_G3H_LIDSWITCH_R 38B6
 1849 TRUE PP5V_S3_IR_R 38B6
 1850 TRUE IR_RX_OUT 38B4 39C4
 1851 TRUE SMC_LID_R 38B6
 1852 TRUE SYS_LED_ANODE_R 38B6
 (NEED TO ADD 2 GND TP)

RIGHT CLUTCH CONN

1810 TRUE PP5V_S3_BTCAMERA_F 31C7
 1811 TRUE PCIE_MINI_D2R_P 1786 31C7 73D3
 1812 TRUE PCIE_MINI_D2R_N 1786 31C7 73D3
 1813 TRUE PCIE_MINI_R2D_P 31C7 73D3
 1814 TRUE PCIE_MINI_R2D_N 31C7 73D3
 1815 TRUE PCIE_CLK100M_MINI_CONN_P 31C7 73D3
 1816 TRUE PCIE_CLK100M_MINI_CONN_N 31C7 73D3
 1817 TRUE USB_CAMERA_CONN_P 31B7 74C3
 1818 TRUE USB_CAMERA_CONN_N 31B7 74C3
 1819 TRUE PP5V_WLAN 7C3 31C5
 1820 TRUE PCIE_WAKE_L 1786 31C5 31C7
 1821 TRUE SMBUS_SMC_A_S3_SCL 785 42D2 76D3
 1822 TRUE SMBUS_SMC_A_S3_SDA 785 42D2 76D3
 1823 TRUE CONN_USB2_BT_P 31B7 74C3
 1824 TRUE CONN_USB2_BT_N 31B7 74B3
 1825 TRUE MINI_CLKREQ_O_L 31C7
 1826 TRUE MINI_RESET_CONN_L 31A7
 (NEED TO ADD 3 GND TP)

SATA HDD CONN

1810 TRUE PP5V_S0_HDD_FLT (NEED 4 TP) 7C3 36B7
 1811 TRUE SATA_HDD_R2D_P 36A7 73A3
 1812 TRUE SATA_HDD_R2D_N 36A7 73A3
 1813 TRUE SATA_HDD_D2R_C_P 36A7 73A3
 1814 TRUE SATA_HDD_D2R_C_N 36A7 73A3
 1815 TRUE SATA_ODD_R2D_N 7C7 36C5 73A3
 (NEED TO ADD 4 GND TP)

IPD FLEX CONN

1820 TRUE PP3V3_S3_LDO 7C3 48B4 49C3
 1821 TRUE PP18V5_S3 7C3 48C1 48D3
 1822 TRUE TPAD_GND_F 48B4 48C3 48C4 48C7
 1823 TRUE Z2_CS_L 47C8 48C3
 1824 TRUE Z2_DEBUG3 47C8 48C3
 1825 TRUE Z2_MOSI 47C8 48C3
 1826 TRUE Z2_MISO 47C8 48C3
 1827 TRUE Z2_SCLK 47C8 48C3
 1828 TRUE Z2_BOOST_EN 48C3 48C5
 1829 TRUE Z2_HOST_INTN 47D8 48C3
 1830 TRUE Z2_BOOT_CFG1 47C8 48C3
 1831 TRUE Z2_CLKIN 47C6 48C3
 1832 TRUE Z2_KEY_ACT_L 47C8 48C1
 1833 TRUE Z2_RESET 47C8 48C1
 1834 TRUE PSOC_MISO 47C8 48C1
 1835 TRUE PSOC_MOSI 47C8 48C1
 1836 TRUE PSOC_SCLK 47C8 48C1
 1837 TRUE SMBUS_SMC_A_S3_SDA 7D5 42D2 76D3
 1838 TRUE SMBUS_SMC_A_S3_SCL 7D5 42D2 76D3
 1839 TRUE PSOC_F_CS_L 47C8 48C1
 1840 TRUE PICKB_L 47D8 48C1

KEYBOARD CONN

1848 TRUE PP3V3_S3 7C3 8D3
 1849 TRUE PP3V42_G3H 7A7 7C3 8D1
 1850 TRUE WS_KBD1 47C6 47D2
 1851 TRUE WS_KBD2 47C6 47D2
 1852 TRUE WS_KBD3 47C6 47D2
 1853 TRUE WS_KBD4 47C6 47D2
 1854 TRUE WS_KBD5 47C6 47D2
 1855 TRUE WS_KBD6 47C6 47D2
 1856 TRUE WS_KBD7 47C6 47D2
 1857 TRUE WS_KBD8 47C6 47D2
 1858 TRUE WS_KBD9 47C6 47D2
 1859 TRUE WS_KBD10 47C6 47D2
 1860 TRUE WS_KBD11 47C6 47D2
 1861 TRUE WS_KBD12 47C6 47D2
 1862 TRUE WS_KBD13 47C6 47D2
 1863 TRUE WS_KBD14 47C2 47C6
 1864 TRUE WS_KBD15_CAP 47C2
 1865 TRUE WS_KBD16_NUM 47C2
 1866 TRUE WS_KBD17 47C2 47D6
 1867 TRUE WS_KBD18 47C2 47D7
 1868 TRUE WS_KBD19 47C2 47D7
 1869 TRUE WS_KBD20 47C2 47D7
 1870 TRUE WS_KBD21 47C2 47D7
 1871 TRUE WS_KBD22 47C2 47D7
 1872 TRUE WS_KBD23 47C2 47D7
 1873 TRUE WS_KBD_ONOFF_L 47C2
 1874 TRUE WS_LEFT_SHIFT_KBD 47B3 47B5 47C2
 1875 TRUE WS_LEFT_OPTION_KBD 47B3 47B5 47C2
 1876 TRUE WS_CONTROL_KBD 47B3 47B5 47C2
 (NEED TO ADD 1 GND TP)

KBD BACKLIGHT CONN

1844 TRUE KBDLED_ANODE 48A4
 (NEED TO ADD 2 GND TP)

DEBUG VOLTAGE

1820 TRUE PPVCORE_S0_CPU 8D7
 1821 TRUE PPCPUVTT_S0 8D7
 1822 TRUE PPVCORE_S0_MCP 8C7
 1823 TRUE PP0V75_S0 8C7
 1824 TRUE PP1V05_S0 8C7
 1825 TRUE PP1V5_S0 8B7
 1826 TRUE PP1V8_S0 8B7
 1827 TRUE PP5VRT_S0 7D7 8D5
 1828 TRUE PP3V3_S0 8C5
 1829 TRUE PP1V5_S3 8C5
 1830 TRUE PP3V3_S3 7B5 8D3
 1831 TRUE PP5VLT_S3 8C3
 1832 TRUE PP1V1R1V05_S5 8B3
 1833 TRUE PP3V3_S5 8B3
 1834 TRUE PP3V42_G3H 7A7 7B5 8D1
 1835 TRUE PPBUS_G3H 8C1
 1836 TRUE PP3V3_ENET_PHY 8B1
 1837 TRUE PP1V2R1V05_ENET 8B1
 1838 TRUE PP3V3_G3_RTC 21C8 22A5 24D4
 1839 TRUE PP5V_WLAN 7D5 31C5
 1840 TRUE PP5V_SW_ODD 7B7 36D3
 1841 TRUE PP5V_S0_HDD_FLT 7C5 36B7
 1842 TRUE PP3V3_S5_AVREF_SMC 39D4 40C6
 1843 TRUE PP18V5_S3 7C5 48C1 48D3
 1844 TRUE PP3V3_S3_LDO 7C5 48B4 48C3
 1845 TRUE PP3V3_LCDVDD_SW_F 7C7 66C2
 1846 TRUE PPVOUT_S0_LCDBKLT 7C7 66B2 69B3 69C1
 1847 TRUE BKL_VREF_4V9 69B6 69B8 69C4 69C8
 1848 TRUE PP4V6_AUDIO_ANALOG 51A3 51D3 52D6
 1849 TRUE SMC_PM_G2_EN 39D5 64D8
 1850 TRUE PM_SLP_S4_L 21C3 39C5 40A2 64C8
 1851 TRUE PM_SLP_S3_L 21C3 34B7 39C5 41A5 64D5 68D8
 (NEED TO ADD 4 GND TP)

FUNC TEST

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	NONE	SHT 7 OF 109


"S0,S0M" RAILS




"S3" RAILS




"G3H" RAILS




"ENET" RAILS



"S5" RAILS



PEX & SATA AVDD/DVDD aliases



Power Aliases


SYNC_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	8	8	109



PCI-E ALIASES

UNUSED GPU LANES

1706	=PEG_D2R_N<15:0>	==	NC_PEG_D2R_N<15:0>	MAKE_BASE=TRUE
1706	=PEG_D2R_P<15:0>	==	NC_PEG_D2R_P<15:0>	MAKE_BASE=TRUE
1703	=PEG_R2D_C_N<15:0>	==	NC_PEG_R2D_C_N<15:0>	MAKE_BASE=TRUE
1703	=PEG_R2D_C_P<15:0>	==	NC_PEG_R2D_C_P<15:0>	MAKE_BASE=TRUE
1706	PEG_PRSN_T_L	==	TP_PEG_PRSN_T_L	MAKE_BASE=TRUE
1703	PEG_CLK100M_P	==	TP_PEG_CLK100M_P	MAKE_BASE=TRUE
1703	PEG_CLK100M_N	==	TP_PEG_CLK100M_N	MAKE_BASE=TRUE

UNUSED FW LANE

1786	PCIE_FW_D2R_P	==	TP_PCIE_FW_D2R_P	MAKE_BASE=TRUE
1786	PCIE_FW_D2R_N	==	TP_PCIE_FW_D2R_N	MAKE_BASE=TRUE
1783	PCIE_FW_R2D_C_P	==	TP_PCIE_FW_R2D_C_P	MAKE_BASE=TRUE
1783	PCIE_FW_R2D_C_N	==	TP_PCIE_FW_R2D_C_N	MAKE_BASE=TRUE
1706	PCIE_FW_PRSN_T_L	==	TP_PCIE_FW_PRSN_T_L	MAKE_BASE=TRUE
1706	FW_CLKREQ_L	==	TP_FW_CLKREQ_L	MAKE_BASE=TRUE
1703	PCIE_CLK100M_FW_P	==	TP_PCIE_CLK100M_FW_P	MAKE_BASE=TRUE
1703	PCIE_CLK100M_FW_N	==	TP_PCIE_CLK100M_FW_N	MAKE_BASE=TRUE

UNUSED EXPRESS CARD LANE

1784	PCIE_EXCARD_D2R_P	==	TP_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE
1784	PCIE_EXCARD_D2R_N	==	TP_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_P	==	TP_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE
1783	PCIE_EXCARD_R2D_C_N	==	TP_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE
1704	PCIE_EXCARD_PRSN_T_L	==	TP_PCIE_EXCARD_PRSN_T_L	MAKE_BASE=TRUE
1704	EXCARD_CLKREQ_L	==	TP_EXCARD_CLKREQ_L	MAKE_BASE=TRUE
1703	PCIE_CLK100M_EXCARD_P	==	TP_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE
1703	PCIE_CLK100M_EXCARD_N	==	TP_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE

AIRPORT CARD PRESENT SIGNAL (WRONG ALIAS, REMOVE AT NEXT BOARD SPIN)

3107	1706	PCIE_MINI_PRSN_T_L	==	MAKE_BASE=TRUE
------	------	--------------------	----	----------------

FOR VENICE CARD

1704	TP_PE4_CLKREQ_L	==	FC_CLKREQ_L	3205	MAKE_BASE=TRUE	
1704	TP_PE4_PRSN_T_L	==	FC_PRSN_T_L	3203	MAKE_BASE=TRUE	
1703	TP_PCIE_CLK100M_PE4P	==	PCIE_CLK100M_FC_P	3205	7303	MAKE_BASE=TRUE
1703	TP_PCIE_CLK100M_PE4N	==	PCIE_CLK100M_FC_N	3205	7303	MAKE_BASE=TRUE
1786	TP_PCIE_PE4_D2RP	==	PCIE_FC_D2R_P	3205	7303	MAKE_BASE=TRUE
1786	TP_PCIE_PE4_D2RN	==	PCIE_FC_D2R_N	3205	7303	MAKE_BASE=TRUE
1783	TP_PCIE_PE4_R2D_CP	==	PCIE_FC_R2D_C_P	3206	7303	MAKE_BASE=TRUE
1783	TP_PCIE_PE4_R2D_CN	==	PCIE_FC_R2D_C_N	3206	7303	MAKE_BASE=TRUE

USB ALIASES

UNUSED USB PORTS

2003	USB_EXTC_P	==	TP_USB_EXTC_P	MAKE_BASE=TRUE
2003	USB_EXTC_N	==	TP_USB_EXTC_N	MAKE_BASE=TRUE
2003	USB_EXTD_P	==	TP_USB_EXTD_P	MAKE_BASE=TRUE
2003	USB_EXTD_N	==	TP_USB_EXTD_N	MAKE_BASE=TRUE
2003	USB_EXCARD_P	==	TP_USB_EXCARD_P	MAKE_BASE=TRUE
2003	USB_EXCARD_N	==	TP_USB_EXCARD_N	MAKE_BASE=TRUE
2003	USB_MINI_P	==	TP_USB_MINI_P	MAKE_BASE=TRUE
2003	USB_MINI_N	==	TP_USB_MINI_N	MAKE_BASE=TRUE

SO-DIMM ALIASES

UNUSED ADDRESS PINS

2805	MEM_A_A<15>	==	TP_MEM_A_A15	MAKE_BASE=TRUE
2905	MEM_B_A<15>	==	TP_MEM_B_A15	MAKE_BASE=TRUE


ETHERNET ALIASES

2405	=P3V3ENET_EN	==	PM_SLP_RMGT_L	2103	MAKE_BASE=TRUE
2485	=P1V05ENET_EN	==	TP_PP3V3_ENET_PHY_VDDREG	MAKE_BASE=TRUE	
3302	=PP3V3_ENET_PHY_VDDREG	==	NC_RTL8211_REGOUT	MAKE_BASE=TRUE	
3302	=RTL8211_REGOUT	==	NC_RTL8211_REGOUT	MAKE_BASE=TRUE	
3306	=RTL8211_ENSWREG	==	MAKE_BASE=TRUE		

CPU FSB FREQUENCY STRAPS

BSEL<2..0>	FSB MHZ
0 0 0	266
0 0 1	280
0 1 0	(186)
0 1 1	333
1 0 0	100
1 0 1	(400)
1 1 0	(RSVD)
1 1 1	(RSVD)

7103 1084 CPU_BSEL<0:2> == MCP_BSEL<0:2>



SIGNAL ALIAS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	9		




SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB
 SYNC_MASTER=F18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHEET		OF
NONE	10		109



SYNC FROM T18
 CHANGE CPU FROM SOCKET TO BGA SYMBOL



PLACEMENT NOTE=Place R1100 within 25.4mm of CPU, no stubs.
 PLACEMENT NOTE=Place R1101 within 25.4mm of CPU, no stubs.

CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	11		

Current numbers from Merom for Santa Rosa EMTS, doc #20905.


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805

1106 1185 807=PPVCORE_S0_CPU


PLACEMENT_NOTE (C1200-C1219):

Place inside socket cavity on secondary side.



PLACEMENT_NOTE (C1240-C1243):

Place on secondary side.




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF

1186 807=PP1V5_S0_CPU

PLACEMENT_NOTE=Place C1281 near CPU pin B26.




VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402

1106 1106 1005 807 408=PP1V05_S0_CPU

PLACEMENT_NOTE=Place C1260 between CPU & NB.




SYNC FROM T18
 REMOVE NO STUFF CAPS C1220 TO C1231
 REMOVE C1244 & C1245
 CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling		
SYNC_MASTER=RAYMOND	SYNC_DATE=03/31/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	12		


MCP79-specific pinout



SYNC FROM T18
 CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
 RENAME JTAG MCP TDO TO JTAG MCP_TDO_CONN
 RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)
 SYNC_MASTER=F18_MLB SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	13		




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface
 SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	051-7918	C
SCALE	SHT	OF	
	NONE	14	109





MCP Memory Interface

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHEET 15	OF 109



MCP Memory Misc

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE D	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHT 16	OF 109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP PCIe Interfaces

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHT 17	OF 109

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMI products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HPD_DET.
 NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V

GPIOs 57-59 (if LCD panel is used):
 In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
 Alias to DVI_HPD for systems using IFP for DVI.
 Alias to GMUX_INT for systems with GMUX.
 Alias to HPLUG_DET2 for other systems.
 Pull-down (20k) required in all cases.

MCP Ethernet & Graphics


SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	18		



MCP PCI & LPC

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	19		




If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
 If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB
 SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	20		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency



Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=F18_MLB SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	21		

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Power & Ground

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		22	109

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A


3.3V Interface Pull-ups

These internal pull-ups are missing in Revs A01 & A01P.



MCP_SAFE_MODE SIGNAL TO SUPPORT ROM FAILURE OVERRIDE

RADAR 5925345



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB SYNC_DATE=03/08/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	24	109

8

7

6


5

4

3

2

1



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling
 SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	25		

8

7

6

5

4






3

2


1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.

NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)




WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: ???



HDCP ROM

WF: Open question on which package option(s) nVidia can support.



SYNC FROM T18
 REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
 REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
 NOSTUFF PP3V3 S0 MCP DAC RAIL COMPONENTS (L2650 AND C2650)
 CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4

3

2

1

MCP Graphics Support

SYNC_MASTER=F18_MLB SYNC_DATE=12/12/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	26	109

RTC Power Sources




Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)




RTC Crystal




MCP 25MHz Crystal



MCP S0 PWRGD & CPU_VLD



Reset Button



SB Misc
 SYNC_MASTER=RAYMOND SYNC_DATE=04/05/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC FROM T18
 CHANGE RESET BUTTON TO RESET PADS
 REMOVE UNUSED PCIE RESET SIGNALS
 REMOVE R2824 AND NET PCI CLK33M SLOT A
 CHANGE RTC COIN CELL TO LDO & SUPERCAP
 ALIAS MEM_VTT_EN TO =DDRVTT_EN
 CHANGE Y2810 AND U2850 TO SMALLER PARTS

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	28		

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:


- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN
- NO_VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7918 c

SCALE SHEET OF 109


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_A
 - =PP1V5_S3_MEM_A
 - =PP0V75_S0_MEM_VTT_A
 - =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



"Factory" (top) slot

DDR3 SO-DIMM Connector A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	31		


Page Notes

Power aliases required by this page:
 - =PP1V5_S0_MEM_B
 - =PP1V5_S3_MEM_B
 - =PPOV75_S0_MEM_VTT_B
 - =PSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)



DDR3 GROUND RETURN CAPS (MCP SIDE)



"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B
 SYNC_MASTER=MEM SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	32		

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=F18_MLB SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	33	109

8

7

6


5


4

3

2

1





VENICE CONNECTOR


SYNC_MASTER=YITE SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	35		



881 =PP3V3_ENET_PHY
 (43mA typ - 1000base-T)
 (19mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

881 =PP1V05_ENET_PHY
 (221mA typ - 1000base-T)
 (7mA typ - Energy Detect)
 WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
 Alias to GND for external 1.05V supply.

=PP3V3_ENET_PHY_VDDREG 902
 If internal switcher is used, must place 1x 22uF &
 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
 NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.

=RTL8211_REGOUT 902
 If internal switcher is used, must place inductor within 5mm
 of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
 If internal switcher is not used, VDDREG and REGOUT can float.

ENET_RESET_L IS NOT ASSERTED WHEN WOL IS ACTIVE.
 HENCE, RC (C3725 AND R3725) ARE NOT STUFFED.

Reserved for EMI
 per RealTek request.

Configuration Settings:
 PHYAD = 01 (PHY Address 00001)
 AN[1:0] = 11 (Full auto-negotiation)
 RXDLY = 0 (RXCLK transitions with data)
 TXDLY = 0 (No TXCLK Delay)


Ethernet PHY (RTL8211CL)
 SYNC_MASTER=SUMA SYNC_DATE=05/23/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	37		

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET


@ 2.5V Vgs:
 Rds(on) = 90mOhm max
 I(max) = 1.7A (85C)
 CRITICAL
 Q3810
 NTR4101P
 80C-23-8P



MOBILE:
 Recommend aliasing PM_SLP_RMGT_L and =P3V3ENET_EN. Nets separated on ARB for alternate power options.

1.05V ENET FET


1.8V Vgs
 CRITICAL
 Q3840
 SI2312BDS
 80F23



Non-ARB:
 Recommend aliasing PM_SLP_RMGT_L and =P1V05ENET_EN. Nets separated on ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
 Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	38		




ETHERNET CONNECTOR
 SYNC_MASTER=SUMA SYNC_DATE=04/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	39	109	


ODD Power Control



SATA ODD Port




SATA HDD Port



SATA Connectors
 SYNC_MASTER=CHANGZHANG SYNC_DATE=04/14/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	REV.
NONE	45	109	

Port Power Switch




We can remove C4690 later if the output cap of the 5V_S5 regulator is close enough.

USB/SMC Debug Mux




USB PORT A (FRONT PORT)




USB PORT B (BACK PORT)

External USB Connectors		
SYNC_MASTER=YUAN.MA	SYNC_DATE=01/18/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	46		



CYPRESS 'ENCORE II' USB CONTROLLER



Front Flex Support

SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	REV.
NONE	48	109	

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SMC_PB3:
SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SMC
SYNC_MASTER=F18_MLB
SYNC_DATE=06/26/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7918	C
		SHT 49	OF 109

SMC Reset "Button" / Brownout Detect




39A8	SMC_FAN_1_CTL	NC_SMC_FAN_1_CTL	MAKE_BASE=TRUE
39A8	SMC_FAN_2_CTL	NC_SMC_FAN_2_CTL	MAKE_BASE=TRUE
39A8	SMC_FAN_3_CTL	NC_SMC_FAN_3_CTL	MAKE_BASE=TRUE
39C8	SMC_GFX_THROTTLE_L	SMC_IG_THROTTLE_L	MAKE_BASE=TRUE
39C8	ESTARLDO_EN	NC_ESTARLDO_EN	MAKE_BASE=TRUE
56C1 40B2 39C5	SMC_BC_ACOK	=CHGR_ACOK	MAKE_BASE=TRUE
39C8	SMC_P24	TP_SMC_P24	MAKE_BASE=TRUE
39C8	SMC_P26	SMC_RMON_MUX_SEL	MAKE_BASE=TRUE
39C8	SMC_P41	TP_SMC_P41	MAKE_BASE=TRUE
39A8	SMC_NB_CORE_ISENSE	SMC_MCP_CORE_ISENSE	MAKE_BASE=TRUE
39A8	SMC_NB_DDR_ISENSE	SMC_MCP_DDR_ISENSE	MAKE_BASE=TRUE
39A8	ALS_LEFT	SMC_CPU_FSB_ISENSE	MAKE_BASE=TRUE
39C5	SMC_GPU_VSENSE	SMC_MCP_VSENSE	MAKE_BASE=TRUE
39D8	SMC_EXCARD_PWR_EN	TP_SMC_EXCARD_PWR_EN	MAKE_BASE=TRUE
39D8	SMC_RSTGATE_L	TP_SMC_RSTGATE_L	MAKE_BASE=TRUE
39B8	SMC_PB3	NC_SMC_PB3	MAKE_BASE=TRUE
39A5	ALS_GAIN	NC_ALS_GAIN	MAKE_BASE=TRUE
39A8	SMC_ANALOG_ID	NC_SMC_ANALOG_ID	MAKE_BASE=TRUE
39A8	ALS_RIGHT	NC_ALS_RIGHT	MAKE_BASE=TRUE

SMC FSB to 3.3V Level Shifting




SMC AVREF Supply




39B8	SMC_EXCARD_OC_L	EXCARD_OC_L	MAKE_BASE=TRUE
39B5	SMC_SMS_INT	SMS_INT_L	MAKE_BASE=TRUE

39B8	SMC_PA0	R5091	100K	5A	1/16W	MF-LF	402
39B8	SMC_PA1	R5092	100K	5A	1/16W	MF-LF	402
47C3	SMC_ONOFF_L	R5070	10K	5A	1/16W	MF-LF	402
47A5	SMC_LID	R5071	100K	5A	1/16W	MF-LF	402
39A5	SMC_PH2	R5072	10K	5A	1/16W	MF-LF	402
41C5	SMC_TX_L	R5073	10K	5A	1/16W	MF-LF	402
41C3	SMC_RX_L	R5074	100K	5A	1/16W	MF-LF	402
ONWIRE_PU							
56C2	SMC_ONWIRE	R5075	2.0K	5A	1/16W	MF-LF	402
56A8	SMC_BS_ALERT_L	R5076	100K	5A	1/16W	MF-LF	402
41D5	SMC_TMS	R5077	10K	5A	1/16W	MF-LF	402
41D5	SMC_TDO	R5078	10K	5A	1/16W	MF-LF	402
41D3	SMC_TDI	R5079	10K	5A	1/16W	MF-LF	402
41D3	SMC_TCK	R5080	10K	5A	1/16W	MF-LF	402
56C1	SMC_BC_ACOK	R5087	470K	5A	1/16W	MF-LF	402
39B8	SMC_GFX_OVERTEMP_L	R5050	10K	5A	1/16W	MF-LF	402


System (Sleep) LED Circuit



SMC Crystal Circuit



Debug Power "Button"




39A8	SMC_FAN_1_TACH	R5051	10K	5A	1/16W	MF-LF	402
39A8	SMC_FAN_2_TACH	R5052	10K	5A	1/16W	MF-LF	402
39A8	SMC_FAN_3_TACH	R5053	10K	5A	1/16W	MF-LF	402
39C5	SMC_GPU_ISENSE	R5054	10K	5A	1/16W	MF-LF	402
39C5	SMC_NB_MISC_ISENSE	R5055	10K	5A	1/16W	MF-LF	402
39D5	SMC_ADAPTER_EN	R5085	10K	5A	1/16W	MF-LF	402
39B5	SMC_CASE_OPEN	R5086	10K	5A	1/16W	MF-LF	402
39B8	SMC_EXCARD_CP	R5088	10K	5A	1/16W	MF-LF	402
39C5	SMC_RIP_S3_L	R5090	100K	5A	1/16W	MF-LF	402
64C8	SMC_RIP_S4_L	R5090	100K	5A	1/16W	MF-LF	402
39B8	SMC_PA5	R5089	10K	5A	1/16W	MF-LF	402

SMC Support
 SYNC_MASTER=YUAN.MA SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	50		

LPC+SPI Connector



Alternate SPI ROM Support


MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP



SEL HIGH OUTPUTS TO D (ON BOARD ROM)
SEL LOW OUTPUTS TO M (FRANKCARD ROM)

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX




MCP79 Internal SPI MUX Support


NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON

SPI Frequency Clamp

ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED. NOT NEEDED FOR B01 OR LATER.



SPI MUX BYPASS




LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	51		



M97 SMBUS CONNECTIONS
 SYNC_MASTER=BEN SYNC_DATE=04/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	REV.
NONE	52	109	

8

7

6

5


4

3


2

1


CPU Voltage Sense / Filter



MCP Voltage Sense / Filter



PBUS VOLTAGE SENSE ENABLE & FILTER



VOLTAGE SENSING

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	53	109

8

7

6

5


4

3

2

1


MCP VCore Current Sense



MCP VCore Current Sense Filter

Place RC close to SMC


MCP MEM VDD Current Sense



MCP MEM VDD Current Sense Filter


Place RC close to SMC

CPU 1.05V AND CPU VCore HIGH SIDE CURRENT SENSE



Place RC close to SMC


CPU VCore Load Side Current Sense / Filter



Place RC close to SMC

BMON CURRENT SENSE

PLACE U5413, R5423, R5431, C5459 NEAR SMC (U4900)



NOTE: MONITORING CURRENT FROM BATTERY TO PBUS (BATTERY DISCHARGE) ACROSS R7008


INA213 has gain of 50V/V

PLACE U5403 AND C5418 NEAR R7008

For engineering, stuff U5313 and unstuff R5330
For production, stuff R5330 and unstuff U5313

PLACE R5491 AND C5390 CLOSE TO SMC


DC-IN (AMON) CURRENT SENSE




Current Sensing		
SYNC_MASTER=YUNWU	SYNC_DATE=04/07/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	54		

CPU T-Diode Thermal Sensor




MCP T-Diode Thermal Sensor



REPLACED 518S0521 WITH 518S0519

Thermal Sensors			
SYNC_MASTER=YUNWU	SYNC_DATE=03/20/2008		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	55		



Fan

SYNC_MASTER=CHANGZHANG SYNC_DATE=01/18/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	
NONE	56	109	


PSOC USB CONTROLLER




IC	PIN NAME	CURRENT	R_SMS	V_SMS	POWER
TMP102	V+	100A	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	800A	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
1.8V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W




ISOLATION CIRCUIT




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC




WELLSPRING 1
 SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	57		

BOOSTER +18.5VDC FOR SENSORS


- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812, R5813, C5818 MODIFIED



IPD FLEX CONNECTOR




3V3 LDO FOR IPD




KEYBOARD BACKLIGHT DRIVING AND DETECTION

To detect Keyboard backlight, SMC will tristate SMC_SYS_KBDLED:
 LOW = keyboard backlight present
 HIGH = keyboard backlight not present
 BOM OPTION: KBDLED_YES
 TURNED ON FOR BEST MLB CONFIG
 R5853 ALWAYS PRESENT



KBD BACKLIGHT CONNECTOR



WELLSPRING 2

SYNC_MASTER=YUAN.MA SYNC_DATE=05/09/2008



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	58		

Digital SMS




Analog SMS



SMS		
SYNC_MASTER=YUNWU	SYNC_DATE=06/26/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	59		



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/02/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	REV.
NONE	61	109	


AUDIO CODEC
APPLE P/N 353S1538

ALIAS OF PP3V3_S0, MIN_LINE_WIDTH=0.6MM, MIN_NECK_WIDTH=0.2MM



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	62		

MIKEY RECEIVER CKT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680114	1	100K 5% 0402 RESISTOR	R6304	?	MIKEY
11680004	1	0 OHMS 5% 0402 RESISTOR	R6304	?	NOMIKEY
13280045	1	0.001UF 50V 10% 0402 CAP	C6304	?	MIKEY
11680004	1	0 OHMS 5% 0402 RESISTOR	C6304	?	NOMIKEY

AUDIO: MIKEY

SYNC_MASTER=AUDIO SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	63		

SATELLITE & SUB TWEETER AMPLIFIER APN:353S1595

SATELLITE 169 HZ < FC < 282 HZ
 SUB 80 HZ < FC < 132 HZ
 GAIN 12DB

ALIAS OF PP5VLT_S3, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM
 VOLTAGE=5V
 53CB 53BB RC3 =PP5V_S3_AUDIO_AMP



AUDIO: SPEAKER AMP
 SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	66		

AUDIO JACK 1: LO/HP CONNECTOR, SPDIF TX

MIC CONNECTOR
APN:518S0520

SPEAKER CONNECTOR
APN:518S0519

APN:518S0521

MIC EMI FILTER

AUDIO: JACK

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	67	109

AUDIO JACK 2: LINE IN CONNECTOR, SPDIF RX



8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

D

D

C

C

B

B

A

A


HP/LO AMP
APN:353S1637
PORT D HP/LO

CODEC OUTPUT SIGNAL PATHS


FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP OUT	0X0C (12)	0X02 (2)	0X14 (20,PORTD)	GPIO 0	0X14 (20,PORTD)
SAT SPKRS	0X0D (13)	0X03 (3)	0X18 (24,PORTB)	VREF_B(100%)	N/A
SUB SPKR	0X0F (15)	0X05 (5)	0X1A (26,PORTC)	VREF_B(100%)	N/A
SPDIF OUT	N/A	0X06 (6)	0X1E (30,SPDIF OUT)	N/A	0X16 (22, PORTG)

CODEC INPUT SIGNAL PATHS


FUNCTION	MIXER	VOLUME	MUTE CONTROL	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X23 (35)	0X08 (8)	0X08 (8)	0X08 (8)	0X15 (21,PORTA)	N/A	0X15 (21,PORTA)
MIC IN	0X24 (36)	0X07 (7)	0X07 (7)	0X07 (7)	0X19 (25,PORTF)	VREF_F (80%)	N/A
SPDIF IN	N/A	N/A	N/A	0X0A (10)	0X1F (31,SPDIF IN)	N/A	N/A




PORT D DETECT PORT G DETECT (SPDIF DELEGATE)




MAX9724 GAIN/FILTER COMPONENTS




MIC INPUT CIRCUITRY



LINE-IN (PORT A) DETECT



PORT A LI




AUDIO: JACK TRANSLATORS
SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	68		


MagSafe DC Power Jack

CRITICAL
J6900
78048-0573
M-RT-SM




518S0656

CRITICAL
F6905
6AMP-24V
1206-1





Q6910 restricts system load to 10K-70K window until adapter detects system and enables 16.5V output.

CRITICAL
Q6910
NTUD3127CXXG
SOT-963




3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




BIL BUTTON DEBOUNCE CIRCUIT



BATTERY POWER CONNECTOR



BATTERY SIGNAL CONNECTOR



DC-In & Battery Connectors

SYNC_MASTER=JACK SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	69		

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
MAX CURRENT = 7A
(??? limited)

AMON PULLDOWN LOGIC



BATTERY INRUSH FETS




PBUS Supply/Battery Charger
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	70		

5V_RT/3.3V POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



PWM FREQ. = 300 KHZ
MAX CURRENT = 4A


PWM FREQ. = 375 KHZ
MAX CURRENT = 4A

SEPARATED MASTER PGOOD FOR BOTH 5V AND 3V3.

5V/3.3V SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	72		

1.5V/0.75V (DDR3) POWER SUPPLY



STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V


1.5V/0.75V DDR3 SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	73		



DPRSPLVR	DPRSTP*	PSI*	OPERATION MODE
0	1	1	2-PHASE CCM
0	1	0	1-PHASE CCM
1	0	1	1-PHASE DCM
1	0	0	1-PHASE DCM

PWM FREQ. = 300 KHZ
 MAX CURRENT = 44A
 LOAD LINE SLOPE = -2.1 MV/A

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

IMVP6 CPU VCore Regulator

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM


	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 OCSET	0.25 MM	0.20 MM
IMVP6 VSUM	0.25 MM	0.20 MM
GND IMVP6 SGND	0.50 MM	0.20 MM
IMVP6 VO	0.25 MM	0.20 MM
IMVP6 DROOP	0.25 MM	0.20 MM
IMVP6 DFB	0.25 MM	0.20 MM
IMVP6 SOFT	0.25 MM	0.20 MM
IMVP6 RBIAS	0.25 MM	0.20 MM
IMVP6 VDIFF	0.25 MM	0.20 MM
IMVP6 FB2	0.25 MM	0.20 MM
IMVP6 FB	0.25 MM	0.20 MM
IMVP6 COMP	0.25 MM	0.20 MM
IMVP6 VW	0.25 MM	0.25 MM
IMVP6 RTN	0.25 MM	0.25 MM
IMVP6 VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	74	109


CPUVTT POWER SUPPLY




CPU VTT(1.05V) SUPPLY
 SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	76		

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781		MCP_A01&MCP_A01P&MCP_A01Q

VOUT = 1.102V


MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND SYNC_DATE=01/23/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	77	109

D

D

C

C

B






B

A


A

Power Control Signals


State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD




VOLTAGE MONITOR



POWER SEQUENCING
 SYNC_MASTER=YUAN.MA SYNC_DATE=04/22/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
 SIZE D DRAWING NUMBER 051-7918 REV. C
 SCALE NONE SHEET 78 OF 109


3.3V S3 FET



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)


1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)


3.3V S0 FET



MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)


MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



POWER FETS
 SYNC_MASTER=YUAN.MA SYNC_DATE=04/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


1.05V S0 FET



MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

D
C
B
A

D
C
B
A




LCD CONNECTOR
LVDS CONNECTOR: 518S0650

CRITICAL
J9000
20474-030E-11
F-R2-SM

LVDS CONNECTOR
SYNC_MASTER=NMA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	90		



DISPLAYPORT SUPPORT
 SYNC_MASTER=AMASON SYNC_DATE=04/18/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	93		

Port Power Switch



DisplayPort Connector

SYNC_MASTER=AMASON SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	109
NONE	94		



*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT

APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHEET 97	OF 109



LCD Backlight Support

SYNC_MASTER=VITE SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHT 98	OF 109

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=2x_DIELECTRIC	?	FSB_DATA	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_DSTB	*	=3x_DIELECTRIC	?	FSB_DSTB	TOP,BOTTOM	=5x_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?	FSB_ADDR	TOP,BOTTOM	=3x_DIELECTRIC	?
FSB_ADSTB	*	=2x_DIELECTRIC	?	FSB_ADSTB	TOP,BOTTOM	=4x_DIELECTRIC	?
FSB_1X	*	=STANDARD	?	FSB_1X	TOP,BOTTOM	=3x_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.

Signals within each 4x group should be matched within 5 ps of strobe.

DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.

Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.

DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.

Signals within each 2x group should be matched within 20 ps. ADTBS#s should be matched +/- 300 ps.

Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.

Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.

Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?				
CPU_COMP	*	25 MIL	?				
CPU_GTLREF	*	25 MIL	?				
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.

Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	=3x_DIELECTRIC	?	CLK_FSB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	SIZE
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	1004 1403
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	1004 1406
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<0>	1004 1406
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<0>	1004 1406
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	1084 1004 1403 1403
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	1084 1406
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<1>	1084 1406
FSB_DSTB1	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<1>	1084 1406
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	1002 1483 1403
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	1002 1406
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<2>	1002 1406
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<2>	1002 1406
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	1082 1002 1483
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	1082 1406
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L P<3>	1082 1406
FSB_DSTB3	FSB_DSTB_50S	FSB_DSTB	FSB DSTB L N<3>	1082 1406
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	1008 1406 1486
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	1008 1486
FSB_ADSTB0	FSB_50S	FSB_ADSTB	FSB ADSTB L<0>	1008 1486
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	1008 1008 1406
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB ADSTB L<1>	1008 1486
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	1006 1486
FSB_BREQ0_I	FSB_50S	FSB_1X	FSB BREQ0 L	982 1006 1486
FSB_BREQ1_I	FSB_50S	FSB_1X	FSB BREQ1 L	1486
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	1006 1486
FSB_1X	FSB_50S	FSB_1X	FSB BPRI L	1006 1483
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	1006 1486
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	1006 1483
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	1006 1486
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	1006 1486
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	1006 1486
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	1006 1486
FSB_CPURST_L	FSB_50S	FSB_1X	FSB CPURST L	982 1006 1302 1443
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	1006 1446
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	1006 1486
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	1008 1443
CPU_BSEL	CPU_50S	CPU_AGTL	CPU BSEL<2..0>	902 1084
CPU_FERR_L	CPU_50S	CPU_BMIL	CPU FERR L	1008 1487
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	1008 1443
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU INIT L	1006 1443
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU INTR	982 1008 1443
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	982 1088 1443
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	1005 1486 4004 6008
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	1082 1302 1443
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU SMI L	1088 1443
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU STPCLK L	1008 1443
PM_THRMTRIP_L	CPU_50S	CPU_BMIL	PM THRMTRIP L	1006 1487 4004
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB CPUSLP L	1082 1443
CPU_PDRM_SR	CPU_50S	CPU_AGTL	CPU DPSLP L	1082 1443
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU DPRSTP L	902 1082 1443 6007
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	1082 1443
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP VDD	1446
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP BCLK VML COMP GND	1446
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP VCC	1446
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP CPU COMP GND	1446
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU P	1086 1483
FSB_CLK_CPU	CLK_FSB_100D	CLK_FSB	FSB CLK CPU N	1086 1483
FSB_CLK_ITP_P	CLK_FSB_100D	CLK_FSB	FSB CLK ITP P	1303 1483
FSB_CLK_ITP_N	CLK_FSB_100D	CLK_FSB	FSB CLK ITP N	1303 1483
FSB_CLK_MCP_P	CLK_FSB_100D	CLK_FSB	FSB CLK MCP P	1444
FSB_CLK_MCP_N	CLK_FSB_100D	CLK_FSB	FSB CLK MCP N	1444
CPU_IERR_L	CPU_50S		CPU IERR L	1006
PM_DPRSPLVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	2107 6008
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	6007
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU GTLREF	1084 2781
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	1083
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	1083
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	1083
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	606 1086 1006 1383
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	604 1086 1006
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	606 607 1086 1006 1383
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	607 608 1006 1006 1386
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	606 607 1006 1006 1383
XDP_BPM_I	CPU_50S	CPU_ITP	XDP BPM L<4..0>	1006 1306
XDP_BPM_I5	CPU_50S	CPU_ITP	XDP BPM L<5>	1005 1306
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	1304
	CPU_50S	CPU_BMIL	CPU VID<6..0>	1186 6007
	CPU_50S	CPU_BMIL	IMVP6 VID<6..0>	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	1185 60A5
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11A5 60A5
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN P	
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN N	

CPU/FSB Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCALE DRAWING NUMBER REV.

D 051-7918 C

NONE 100 OF 109

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER
MEM_2OTHER	*	*	MEM_2OTHER

Need to support MEM_*-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MEM_A_CLK	MEM_70D_VDD	MEM_CLK		MEM_A_CLK P<5..0> 1585 28C5 28C7
MEM_A_CLK	MEM_70D_VDD	MEM_CLK		MEM_A_CLK N<5..0> 1585 28C5 28C7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_A_CKE<3..0> 15A5 28D5 28D7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_A_CS L<3..0> 1585 28C5 28C7
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_A_ODT<3..0> 1585 28C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD		MEM_A_A<14..0> 1585 15C5 28C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD		MEM_A_BA<2..0> 15C5 28C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD		MEM_A_RAS L 15C5 28C5
MEM_A_CMD	MEM_40S_VDD	MEM_CMD		MEM_A_CAS L 15C5 28C7
MEM_A_CMD	MEM_40S_VDD	MEM_CMD		MEM_A_WE L 15C5 28C7
MEM_A_DO_BYTE0	MEM_40S	MEM_DATA		MEM_A_DQ<7..0> 1587 28C2 28C4 28D2 28D4
MEM_A_DO_BYTE1	MEM_40S	MEM_DATA		MEM_A_DQ<15..8> 1587 28C2 28C4
MEM_A_DO_BYTE2	MEM_40S	MEM_DATA		MEM_A_DQ<23..16> 1587 15C7 28B2 28B4 28C2 28C4
MEM_A_DO_BYTE3	MEM_40S	MEM_DATA		MEM_A_DQ<31..24> 15C7 28C2 28C4
MEM_A_DO_BYTE4	MEM_40S	MEM_DATA		MEM_A_DQ<39..32> 15C7 28B5 28B7 28C5 28C7
MEM_A_DO_BYTE5	MEM_40S	MEM_DATA		MEM_A_DQ<47..40> 15C7 15D7 28B5 28B7
MEM_A_DO_BYTE6	MEM_40S	MEM_DATA		MEM_A_DQ<55..48> 15D7 28B5 28B7
MEM_A_DO_BYTE7	MEM_40S	MEM_DATA		MEM_A_DQ<63..56> 15D7 28A5 28A7 28B5 28B7
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA		MEM_A_DM<0> 15A7 28C4
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA		MEM_A_DM<1> 15A7 28C2
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA		MEM_A_DM<2> 1587 28B4
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA		MEM_A_DM<3> 1587 28C3
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA		MEM_A_DM<4> 1587 28B5
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA		MEM_A_DM<5> 1587 28B7
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA		MEM_A_DM<6> 1587 28B5
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA		MEM_A_DM<7> 1587 28A7
MEM_A_DQS0	MEM_70D	MEM_DQS		MEM_A_DQS P<0> 15C5 28C2
MEM_A_DQS0	MEM_70D	MEM_DQS		MEM_A_DQS N<0> 15C5 28C2
MEM_A_DQS1	MEM_70D	MEM_DQS		MEM_A_DQS P<1> 15C5 28C4
MEM_A_DQS1	MEM_70D	MEM_DQS		MEM_A_DQS N<1> 15C5 28C4
MEM_A_DQS2	MEM_70D	MEM_DQS		MEM_A_DQS P<2> 15C5 28B2
MEM_A_DQS2	MEM_70D	MEM_DQS		MEM_A_DQS N<2> 15C5 28C2
MEM_A_DQS3	MEM_70D	MEM_DQS		MEM_A_DQS P<3> 15C5 28C4
MEM_A_DQS3	MEM_70D	MEM_DQS		MEM_A_DQS N<3> 15C5 28C4
MEM_A_DQS4	MEM_70D	MEM_DQS		MEM_A_DQS P<4> 15C5 28B7
MEM_A_DQS4	MEM_70D	MEM_DQS		MEM_A_DQS N<4> 15C5 28B7
MEM_A_DQS5	MEM_70D	MEM_DQS		MEM_A_DQS P<5> 15C5 28B5
MEM_A_DQS5	MEM_70D	MEM_DQS		MEM_A_DQS N<5> 15C5 28B5
MEM_A_DQS6	MEM_70D	MEM_DQS		MEM_A_DQS P<6> 15C5 28B7
MEM_A_DQS6	MEM_70D	MEM_DQS		MEM_A_DQS N<6> 15C5 28B7
MEM_A_DQS7	MEM_70D	MEM_DQS		MEM_A_DQS P<7> 15C5 28A5
MEM_A_DQS7	MEM_70D	MEM_DQS		MEM_A_DQS N<7> 15C5 28A5
MEM_B_CLK	MEM_70D_VDD	MEM_CLK		MEM_B_CLK P<5..0> 1581 29C5 29C7
MEM_B_CLK	MEM_70D_VDD	MEM_CLK		MEM_B_CLK N<5..0> 1581 29C5 29C7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_B_CKE<3..0> 15A1 29D5 29D7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_B_CS L<3..0> 1581 29C5 29C7
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL		MEM_B_ODT<3..0> 1581 29C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD		MEM_B_A<14..0> 1581 15C1 29C5 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD		MEM_B_BA<2..0> 15C1 29C5 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD		MEM_B_RAS L 15C1 29C5
MEM_B_CMD	MEM_40S_VDD	MEM_CMD		MEM_B_CAS L 15C1 29C7
MEM_B_CMD	MEM_40S_VDD	MEM_CMD		MEM_B_WE L 15C1 29C7
MEM_B_DO_BYTE0	MEM_40S	MEM_DATA		MEM_B_DQ<7..0> 1583 29C2 29C4 29D2 29D4
MEM_B_DO_BYTE1	MEM_40S	MEM_DATA		MEM_B_DQ<15..8> 1583 29C2 29C4
MEM_B_DO_BYTE2	MEM_40S	MEM_DATA		MEM_B_DQ<23..16> 1583 15C3 29C2 29C4
MEM_B_DO_BYTE3	MEM_40S	MEM_DATA		MEM_B_DQ<31..24> 15C3 29B2 29B4 29C2 29C4
MEM_B_DO_BYTE4	MEM_40S	MEM_DATA		MEM_B_DQ<39..32> 15C3 29B5 29B7 29C5 29C7
MEM_B_DO_BYTE5	MEM_40S	MEM_DATA		MEM_B_DQ<47..40> 15C3 15D3 29B5 29B7
MEM_B_DO_BYTE6	MEM_40S	MEM_DATA		MEM_B_DQ<55..48> 15C3 29B5 29B7
MEM_B_DO_BYTE7	MEM_40S	MEM_DATA		MEM_B_DQ<63..56> 15C3 29A5 29A7 29B5 29B7
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA		MEM_B_DM<0> 15A3 29C4
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA		MEM_B_DM<1> 15A3 29C2
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA		MEM_B_DM<2> 1583 29C2
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA		MEM_B_DM<3> 1583 29B4
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA		MEM_B_DM<4> 1583 29B5
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA		MEM_B_DM<5> 1583 29B7
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA		MEM_B_DM<6> 1583 29B5
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA		MEM_B_DM<7> 1583 29A7
MEM_B_DQS0	MEM_70D	MEM_DQS		MEM_B_DQS P<0> 15D1 29C2
MEM_B_DQS0	MEM_70D	MEM_DQS		MEM_B_DQS N<0> 15D1 29C2
MEM_B_DQS1	MEM_70D	MEM_DQS		MEM_B_DQS P<1> 15D1 29C4
MEM_B_DQS1	MEM_70D	MEM_DQS		MEM_B_DQS N<1> 15D1 29C4
MEM_B_DQS2	MEM_70D	MEM_DQS		MEM_B_DQS P<2> 15D1 29C4
MEM_B_DQS2	MEM_70D	MEM_DQS		MEM_B_DQS N<2> 15D1 29C4
MEM_B_DQS3	MEM_70D	MEM_DQS		MEM_B_DQS P<3> 15D1 29B2
MEM_B_DQS3	MEM_70D	MEM_DQS		MEM_B_DQS N<3> 15D1 29C2
MEM_B_DQS4	MEM_70D	MEM_DQS		MEM_B_DQS P<4> 15D1 29B7
MEM_B_DQS4	MEM_70D	MEM_DQS		MEM_B_DQS N<4> 15D1 29B7
MEM_B_DQS5	MEM_70D	MEM_DQS		MEM_B_DQS P<5> 15D1 29B5
MEM_B_DQS5	MEM_70D	MEM_DQS		MEM_B_DQS N<5> 15D1 29B5
MEM_B_DQS6	MEM_70D	MEM_DQS		MEM_B_DQS P<6> 15D1 29B7
MEM_B_DQS6	MEM_70D	MEM_DQS		MEM_B_DQS N<6> 15D1 29B7
MEM_B_DQS7	MEM_70D	MEM_DQS		MEM_B_DQS P<7> 15D1 29A5
MEM_B_DQS7	MEM_70D	MEM_DQS		MEM_B_DQS N<7> 15D1 29A5
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP		MCP_MEM_COMP_VDD 16C6
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP		MCP_MEM_COMP_GND 16C6

Memory Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	
NONE	101	109	

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

D

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/displayPort/TMDS traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

B

A

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIE_MINI_R2D	PCIE_90D	PCIE	PCIE_MINI_R2D_P	705 31C7
	PCIE_90D	PCIE	PCIE_MINI_R2D_N	705 31C7
PCIE_MINI_D2R	PCIE_90D	PCIE	PCIE_MINI_R2D_C_P	1783 31C5
	PCIE_90D	PCIE	PCIE_MINI_R2D_C_N	1783 31C5
PCIE_FC_R2D	PCIE_90D	PCIE	PCIE_MINI_D2R_P	705 1786 31C7
	PCIE_90D	PCIE	PCIE_MINI_D2R_N	705 1786 31C7
PCIE_FC_D2R	PCIE_90D	PCIE	PCIE_FC_R2D_P	32C5
	PCIE_90D	PCIE	PCIE_FC_R2D_N	32C5
MCP_PEX1_REFCLK	PCIE_90D	PCIE	PCIE_FC_R2D_C_P	985 32C6
	PCIE_90D	PCIE	PCIE_FC_R2D_C_N	985 32C6
MCP_PEX4_REFCLK	PCIE_90D	PCIE	PCIE_FC_D2R_P	985 32C5
	PCIE_90D	PCIE	PCIE_FC_D2R_N	985 32C5
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	17C3 31C5
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	17C3 31C5
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P	705 31C7
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N	705 31C7
MCP_PEX_CLK_COMP	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P	9C5 32C5
	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N	9C5 32C5
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP	17A6
TMDS_IG_TXC	DP_100D	DISPLAYPORT	TMDS_IG_TXC_P	
	DP_100D	DISPLAYPORT	TMDS_IG_TXC_N	
TMDS_IG_TXD	DP_100D	DISPLAYPORT	TMDS_IG_TXD_P<2..0>	
	DP_100D	DISPLAYPORT	TMDS_IG_TXD_N<2..0>	
DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0>	67D1 68C1 68C8
	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0>	68C2 68C7
DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0>	67D1 68C1 68C8
	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0>	68C2 68C7
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P	1886 67C7
	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N	1886 67C7
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P	67C6
	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N	67C5
DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P	67C4 68C8
	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N	67D4 68C8
MCP_HDMI_RSET	MCP_DV_COMP		MCP_HDMI_RSET	18A6 25C7
	MCP_DV_COMP		MCP_HDMI_VPROBE	18A6 25C7
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_P	1883 68B3
	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P	7C7 66C2
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_N	1883 68B3
	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N	7C7 66C2
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>	7C7 1883 66C2
	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>	7C7 1883 66C2
DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN_P<3..0>	68C3 68C4 68C5
	DP_100D	DISPLAYPORT	DP_ML_CONN_N<3..0>	68C3 68C4 68C5
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET	18A3 25C6
	MCP_DV_COMP		MCP_IFPAB_VPROBE	18A3 25C6
SATA_HDD_R2D	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_P	20D6 36A3
	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_N	20D6 36A3
SATA_HDD_R2D	SATA_100D_HDD	SATA	SATA_HDD_R2D_P	7C5 36A7
	SATA_100D_HDD	SATA	SATA_HDD_R2D_N	7C5 36A7
SATA_HDD_R2D	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_P	36A5
	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_N	36A5
SATA_HDD_D2R	SATA_100D_HDD	SATA	SATA_HDD_D2R_P	20D6 36A3
	SATA_100D_HDD	SATA	SATA_HDD_D2R_N	20D6 36A3
SATA_HDD_D2R	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_P	7C5 36A7
	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_N	7C5 36A7
SATA_HDD_D2R	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_P	36A5
	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_N	36A5
SATA_ODD_R2D	SATA_100D	SATA	SATA_ODD_R2D_C_P	20D6 36C2
	SATA_100D	SATA	SATA_ODD_R2D_C_N	20D6 36C2
SATA_ODD_R2D	SATA_100D	SATA	SATA_ODD_R2D_P	787 36C5
	SATA_100D	SATA	SATA_ODD_R2D_N	787 36C5
SATA_ODD_R2D	SATA_100D	SATA	SATA_ODD_R2D_UF_P	36C4
	SATA_100D	SATA	SATA_ODD_R2D_UF_N	36C4
SATA_ODD_D2R	SATA_100D	SATA	SATA_ODD_D2R_P	20D6 36B2
	SATA_100D	SATA	SATA_ODD_D2R_N	20D6 36B2
SATA_ODD_D2R	SATA_100D	SATA	SATA_ODD_D2R_C_P	787 36B5
	SATA_100D	SATA	SATA_ODD_D2R_C_N	787 36B5
SATA_ODD_D2R	SATA_100D	SATA	SATA_ODD_D2R_UF_P	36B4
	SATA_100D	SATA	SATA_ODD_D2R_UF_N	36B4
MCP_SATA_TERM	SATA_TERM	SATA_TERM	MCP_SATA_TERM	20A6

D

C

B

A

MCP Constraints 1

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT	OF	
NONE	102	109	

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HDA Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
MCP_DEBUG	PCI_55S	PCI		MCP_DEBUG<7..0> 1303 1907
PCI_AD	PCI_55S	PCI		PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI		PCI_AD<24>
PCI_AD	PCI_55S	PCI		PCI_AD<31..25>
PCI_AD	PCI_55S	PCI		PCI_PAR
PCI_C_BE_L	PCI_55S	PCI		PCI_C_BE_L<3..0>
PCI_CNTR_L	PCI_55S	PCI		PCI_IRDY_L
PCI_CNTR_L	PCI_55S	PCI		PCI_DEVSEL_L
PCI_CNTR_L	PCI_55S	PCI		PCI_PERR_L
PCI_CNTR_L	PCI_55S	PCI		PCI_SERR_L
PCI_CNTR_L	PCI_55S	PCI		PCI_STOP_L
PCI_CNTR_L	PCI_55S	PCI		PCI_TRDY_L
PCI_CNTR_L	PCI_55S	PCI		PCI_FRAME_L
PCI_REG0_I	PCI_55S	PCI		PCI_REG0_I 1902 1907
PCI_REG0_I	PCI_55S	PCI		PCI_GNT0_L
PCI_REG0_I	PCI_55S	PCI		PCI_REG0_L 1902 1907
PCI_GNT1_L	PCI_55S	PCI		PCI_GNT1_L
PCI_INTX_I	PCI_55S	PCI		PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI		PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI		PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI		PCI_INTX_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI		PCI_CLK33M MCP R 1905
	CLK_PCI_55S	CLK_PCI		PCI_CLK33M MCP 1905
LPC_AD	LPC_55S	LPC		LPC_AD<3..0> 1983 3908 4103 4105
LPC_FRAME_L	LPC_55S	LPC		LPC_FRAME_L 1903 3908 4105
LPC_RESET_L	LPC_55S	LPC		LPC_RESET_L 1903 2604
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC		LPC_CLK33M SMC R 1983 2604
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M SMC 2601 3908
	CLK_LPC_55S	CLK_LPC		LPC_CLK33M LPCPLUS 2681 4103
USB_EXTN_P	USB_90D	USB		USB_EXTN_P 2003 3748
USB_EXTN_N	USB_90D	USB		USB_EXTN_N 2003 3748
USB_EXTN_MUXED_P	USB_90D	USB		USB_EXTN_MUXED_P 3704
USB_EXTN_MUXED_N	USB_90D	USB		USB_EXTN_MUXED_N 3704
CONN_USB_EXTN_P	USB_90D	USB		CONN_USB_EXTN_P 3703
CONN_USB_EXTN_N	USB_90D	USB		CONN_USB_EXTN_N 3703
USB_CAMERA_P	USB_90D	USB		USB_CAMERA_P 2003 3185
USB_CAMERA_N	USB_90D	USB		USB_CAMERA_N 2003 3185
USB_CAMERA_CONN_P	USB_90D	USB		USB_CAMERA_CONN_P 705 3187
USB_CAMERA_CONN_N	USB_90D	USB		USB_CAMERA_CONN_N 705 3187
USB_BT_P	USB_90D	USB		USB_BT_P 2003 3185
USB_BT_N	USB_90D	USB		USB_BT_N 2003 3185
CONN_USB2_BT_P	USB_90D	USB		CONN_USB2_BT_P 705 3187
CONN_USB2_BT_N	USB_90D	USB		CONN_USB2_BT_N 705 3187
USB_TPAD_P	USB_90D	USB		USB_TPAD_P 2003 4788
USB_TPAD_N	USB_90D	USB		USB_TPAD_N 2003 4788
USB_TPAD_R_P	USB_90D	USB		USB_TPAD_R_P 4787
USB_TPAD_R_N	USB_90D	USB		USB_TPAD_R_N 4787
USB_IR_P	USB_90D	USB		USB_IR_P 2003 3807
USB_IR_N	USB_90D	USB		USB_IR_N 2003 3807
USB_EXTB_P	USB_90D	USB		USB_EXTB_P 2003 3784
USB_EXTB_N	USB_90D	USB		USB_EXTB_N 2003 3784
CONN_USB_EXTB_P	USB_90D	USB		CONN_USB_EXTB_P 3783
CONN_USB_EXTB_N	USB_90D	USB		CONN_USB_EXTB_N 3783
MCP_USB_RBBIAS	MCP_USB_RBBIAS			MCP_USB_RBBIAS_GND 2004
SMBUS_MCP_0_CLK	SMB_55S	SMB		SMBUS_MCP_0_CLK 1386 2103 4208
SMBUS_MCP_0_DATA	SMB_55S	SMB		SMBUS_MCP_0_DATA 1386 2103 4208
SMBUS_MCP_1_CLK	SMB_55S	SMB		SMBUS_MCP_1_CLK 2103 4208
SMBUS_MCP_1_DATA	SMB_55S	SMB		SMBUS_MCP_1_DATA 2103 4208
HDA_BIT_CLK	HDA_55S	HDA		HDA_BIT_CLK 2102 5107
HDA_BIT_CLK_R	HDA_55S	HDA		HDA_BIT_CLK_R 21A7 2104
HDA_SYNC	HDA_55S	HDA		HDA_SYNC 2102 5107
HDA_SYNC_R	HDA_55S	HDA		HDA_SYNC_R 21A7 2104
HDA_RST_L	HDA_55S	HDA		HDA_RST_L 21A7 2104
HDA_RST_L	HDA_55S	HDA		HDA_RST_L 2102 5107
HDA_SDINO	HDA_55S	HDA		HDA_SDINO 2107 5107
HDA_SDIN_CODECD	HDA_55S	HDA		HDA_SDIN_CODECD 2102 5107
HDA_SDOUT	HDA_55S	HDA		HDA_SDOUT 21A7 2104
HDA_SDOUT_R	HDA_55S	HDA		HDA_SDOUT_R 2102 5107
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP			MCP_HDA_PULLDN_COMP 2107
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW		PM_CLK32K_SUSCLK_R 2183 2684
	CLK_SLOW_55S	CLK_SLOW		PM_CLK32K_SUSCLK 2681 3905
SPI_CLK	SPI_55S	SPI		SPI_CLK_R 2183 41A5 4108
SPI_CLK	SPI_55S	SPI		SPI_CLK 4181 5005
SPI_ALT_CLK	SPI_55S	SPI		SPI_ALT_CLK 4105 4103
SPI_MOSI	SPI_55S	SPI		SPI_MOSI_R 2183 41A5 4107
SPI_MOSI	SPI_55S	SPI		SPI_MOSI 4181 5004
SPI_MISO	SPI_55S	SPI		SPI_MISO 4105 4105
SPI_MISO	SPI_55S	SPI		SPI_MISO_R 2183 41A5 4187
SPI_MISO	SPI_55S	SPI		SPI_MISO 5004
SPI_ALT_MISO	SPI_55S	SPI		SPI_ALT_MISO 4185 4105
SPI_CS0_R_L	SPI_55S	SPI		SPI_CS0_R_L 2183 4187
SPI_CS0_L	SPI_55S	SPI		SPI_CS0_L
SPI_CS1_R_L	SPI_55S	SPI		SPI_CS1_R_L
SPI_CS1_R_L_USE_MLB	SPI_55S	SPI		SPI_CS1_R_L_USE_MLB 4182

MCP Constraints 2

SYNC_MASTER=F18_MLB SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7918	C
	SHT	OF	
	103	109	

MCP RGMI (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD	18C6
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_GND	18C6
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP_CLK25M_BUF0_R	18C3 34A5
MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	RTL8211_CLK25M_CKXTAL1	3386 34A3
ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET_INTR_L	
ENET_MDIO	ENET_MII_55S	ENET_MII	ENET_MDIO	18C3 3386
ENET_MDC	ENET_MII_55S	ENET_MII	ENET_MDC	18D3 3386
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_PWRDWN_L	
ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK_R	33C4
ENET_RXCTL_R	ENET_MII_55S	ENET_MII	ENET_CLK125M_RXCLK	18D6 33C1
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD R<3..0>	33C4
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXD<0>	18D6 33C1
ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET_RXD<3..1>	18D6 33C1
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RX_CTRL	18D6 33B1
ENET_RXD	ENET_MII_55S	ENET_MII	ENET_RXCTL_R	3384
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK_R	33C6
ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET_CLK125M_TXCLK	18D3 33C8
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<0>	18D3 33C6
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TXD<3..1>	18D3 33C6
ENET_TXD	ENET_MII_55S	ENET_MII	ENET_TX_CTRL	18D3 3386
ENET_RESET_L	ENET_MII_55S	ENET_MII	ENET_RESET_L	18C3 3387
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI P<3..0>	3383 3587 35C7
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI N<3..0>	3383 3587 35C7
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI TRAN P<3..0>	3584 35C4 35C5
ENET_MDI	ENET_MDI_100D	ENET_MDI	ENET MDI TRAN N<3..0>	3584 35C4 35C5

Ethernet Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=03/19/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	104		

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL	785 7D5 42D2
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA	785 7D5 42D2
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL	42C2
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA	42C2
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL	42D5
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA	42D5
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL	7A7 7B7 42C5
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA	42C5
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL	42B5
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA	42B5

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=F18_MLB SYNC_DATE=01/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	106		

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

M97 SENSOR NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	DIFFPAIR		CHGR_CSO_R_P	44A8 5783
	DIFFPAIR		CHGR_CSO_R_N	44A8 5783
	DIFFPAIR		CPUTHMSNS_D2_P	45C5
	DIFFPAIR		CPUTHMSNS_D2_N	45C5
	DIFFPAIR		CPU_THERMD_P	10C6 45D5
	DIFFPAIR		CPU_THERMD_N	10C6 45D5
	DIFFPAIR		ISNS_CPUVTT_P	44B7
	DIFFPAIR		ISNS_CPUVTT_N	44B7
	DIFFPAIR		ISNS_P1V5S0MCP_P	44C7
	DIFFPAIR		ISNS_P1V5S0MCP_N	44C7
	DIFFPAIR		ISNS_PVCORES0MCP_P	44D8
	DIFFPAIR		ISNS_PVCORES0MCP_N	44D8 61C4
	DIFFPAIR		MCP_THMSNS_D2_P	7C7 45B5
	DIFFPAIR		MCP_THMSNS_D2_N	7C7 45B5
	DIFFPAIR		MCP_THMDIODE_P	21C3 45C5
	DIFFPAIR		MCP_THMDIODE_N	21C3 45C5

D

D

C

C

B

B

A

A

M97 SPECIAL CONSTRAINTS

SYNC_MASTER=M97_MLB


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	SHT	OF	109
NONE	107		

8

7

6

5

4

3

2

1

M97 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA_P1MM				MM	15.5.1
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	=50_OHM_SE	0.100MM	30 MM	0 MM	0 MM	
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM				
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM				
50_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM				
40_OHM_SE	*	Y	0.126 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
27F4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM				
27F4_OHM_SE	*	Y	0.222 MM	0.222 MM	=STANDARD	=STANDARD	=STANDARD	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
70_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.151 MM	0.100 MM	=STANDARD	0.224 MM	0.224 MM	
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM	
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM	
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
100_OHM_DIFF_HDD	ISL3, ISL4, ISL9, ISL10	Y	0.083 MM	0.083 MM		0.400 MM	0.400 MM	
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.095 MM	0.095 MM		0.400 MM	0.400 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM	
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM	?
2X_DIELECTRIC	*	0.126 MM	?
3X_DIELECTRIC	*	0.189 MM	?
4X_DIELECTRIC	*	0.252 MM	?
5X_DIELECTRIC	*	0.315 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_P1MM	STANDARD
MEM_40S_VDD	BGA_P1MM	STANDARD

M97 RULE DEFINITIONS

SYNC_MASTER=M97_MLB

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	109	109