

REV	ECN	DESCRIPTION OF REVISION	CR APPD	DATE
				2012-05-09

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM, MLB, KEPLER, 2PHASE, D2

FSB, 5/9/2012

Page	Contents	Sync	Date
1	Table of Contents	D2_KEPLER	01/13/2012
2	System Block Diagram	D2_KEPLER	01/13/2012
3	Power Block Diagram	D2_KEPLER	01/13/2012
4	Revision History	D2_KEPLER	01/13/2012
5	BOM Configuration	D2_KEPLER	01/13/2012
6	BOM Variants	D2_KEPLER	01/13/2012
7	Functional / ICT Test	D2_KEPLER	01/13/2012
8	Power Aliases	D2_KEPLER	01/13/2012
9	Signal Aliases	D2_KEPLER	01/13/2012
10	CPU DMI/PEG/FDI/RSVD	D2_KEPLER	01/13/2012
11	CPU CLOCK/MISC/JTAG	D2_KEPLER	01/13/2012
12	CPU DDR3 INTERFACES	D2_KEPLER	01/13/2012
13	CPU POWER	D2_KEPLER	01/13/2012
14	CPU POWER AND GND	D2_KEPLER	01/13/2012
15	CPU DECOUPLING-I	D2_SEAN	03/05/2012
16	CPU DECOUPLING-II	D2_SEAN	03/05/2012
17	PCH SATA/PCIe/CLK/LPC/SPI	D2_KEPLER	01/13/2012
18	PCH DMI/FDI/PM/Graphics	D2_KEPLER	01/13/2012
19	PCH PCI/USB/TP/RSVD	D2_KEPLER	01/13/2012
20	PCH GPIO/MISC/NCTF	D2_KEPLER	01/13/2012
21	PCH POWER	D2_CLEAN	03/19/2012
22	PCH GROUNDS	D2_KEPLER	01/13/2012
23	PCH DECOUPLING	D2_CLEAN	03/19/2012
24	CPU & PCH XDP	D2_KEPLER	01/13/2012
25	Chipset Support	D2_KEPLER	01/13/2012
26	USB HUB & MUX	D2_KEPLER	01/13/2012
27	CPU Memory S3 Support	D2_KEPLER	01/13/2012
28	DDR3 SDRAM Bank A (1 OF 2)	D2_KEPLER	01/13/2012
29	DDR3 SDRAM Bank A (2 OF 2)	D2_KEPLER	01/13/2012
30	DDR3 SDRAM Bank B (1 OF 2)	D2_KEPLER	01/13/2012
31	DDR3 SDRAM Bank B (2 OF 2)	D2_KEPLER	01/13/2012
32	DDR3 Termination	D2_KEPLER	01/13/2012
33	DDR3/FRAMEBUF VREF MARGINING	D2_KEPLER	01/13/2012
34	X29/ALS/CAMERA CONNECTOR	D2_KEPLER	01/13/2012
35	Thunderbolt Host (1 of 2)	D2_KEPLER	01/13/2012
36	Thunderbolt Host (2 of 2)	D2_KEPLER	01/13/2012
37	Thunderbolt Power Support	D2_KEPLER	01/13/2012
38	RIO CONNECTOR	D2_KEPLER	01/13/2012
39	SSD CONNECTOR	D2_KEPLER	01/13/2012
40	USB 3.0 CONNECTORS	D2_KEPLER	01/13/2012
41	SMC	D2_KEPLER	01/13/2012
42	SMC Support	D2_KEPLER	01/13/2012
43	LPC+SPI Debug Connector	D2_KEPLER	01/13/2012
44	SMBus Connections	D2_KEPLER	01/13/2012
45	Voltage & Load Side Current Sensing	D2_SEAN	03/05/2012

Page	Contents	Sync	Date
46	High Side and CPU/AXG Current Sensing	D2_SEAN	03/05/2012
47	Thermal Sensors	D2_SEAN	03/05/2012
48	Fan Connectors	D2_KEPLER	01/13/2012
49	KEYBOARD/TRACKPAD (1 OF 2)	D2_KEPLER	01/13/2012
50	KEYBOARD/TRACKPAD (2 OF 2)	D2_KEPLER	01/13/2012
51	DIGITAL ACCELEROMETER & GYRO	D2_KEPLER	01/13/2012
52	SPI ROM	D2_KEPLER	01/13/2012
53	AUDIO: CODEC/REGULATOR	D2_CAR	03/16/2012
54	AUDIO: HEADPHONE FILTER	D2_CAR	03/16/2012
55	AUDIO: IV SENSE	D2_CAR	03/16/2012
56	AUDIO: IV SENSE FILTER	D2_CAR	03/16/2012
57	AUDIO: SPEAKER AMP	D2_CAR	03/16/2012
58	AUDIO: JACK	D2_CAR	03/16/2012
59	AUDIO: JACK TRANSLATORS	D2_CAR	03/16/2012
60	DC-In & Battery Connectors	D2_KEPLER	01/13/2012
61	PBus Supply & Battery Charger	D2_KEPLER	01/13/2012
62	System Agent Supply	D2_KEPLER	01/13/2012
63	5V / 3.3V Power Supply	D2_KEPLER	01/13/2012
64	1V5R1V35V DDR3 SUPPLY	D2_KEPLER	01/13/2012
65	CPU IMVP7 & AXG VCore Regulator	D2_SEAN	03/05/2012
66	CPU IMVP7 & AXG VCore Output	D2_SEAN	03/05/2012
67	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	D2_KEPLER	01/13/2012
68	Misc Power Supplies	D2_KEPLER	01/13/2012
69	Power FETs	D2_KEPLER	01/13/2012
70	Power Control 1/ENABLE	D2_KEPLER	01/13/2012
71	KEPLER PCI-E	D2_KEPLER	01/13/2012
72	KEPLER CORE/FB POWER	D2_SEAN	03/05/2012
73	KEPLER FRAME BUFFER I/F	D2_SEAN	03/05/2012
74	1V05 GPU / 1V35 FB POWER SUPPLY	D2_SEAN	03/05/2012
75	GDDR5 Frame Buffer A	D2_SEAN	03/05/2012
76	GDDR5 Frame Buffer B	D2_SEAN	03/05/2012
77	KEPLER EDP/DP/GPIO	D2_SEAN	03/05/2012
78	KEPLER GPIOs,CLK & STRAPS	D2_SEAN	03/05/2012
79	KEPLER PEX PWR/GNDS	D2_SEAN	03/05/2012
80	GFX IMVP VCore Regulator	D2_SEAN	03/05/2012
81	eDP Display Connector	D2_KEPLER	01/13/2012
82	eDP Mux	D2_SEAN	03/05/2012
83	eDP Muxed Graphics Support	D2_SEAN	03/05/2012
84	Thunderbolt Connector A	D2_KEPLER	01/13/2012
85	Thunderbolt Connector B	D2_KEPLER	01/13/2012
86	LCD Backlight Driver (LP8545)	D2_KEPLER	01/13/2012
87	PCH VCCIO (1.05V) POWER SUPPLY	D2_KEPLER	01/13/2012
88	Power Sequencing EG/PCH S0	D2_KEPLER	01/13/2012
89	CPU Constraints	D2_KEPLER	01/13/2012
90	Memory Constraints	D2_KEPLER	01/13/2012

Page	Contents	Sync	Date
91	PCH Constraints 1	D2_KEPLER	01/13/2012
92	PCH Constraints 2	D2_KEPLER	01/13/2012
93	Thunderbolt Constraints	D2_KEPLER	01/13/2012
94	SMC Constraints	D2_KEPLER	01/13/2012
95	GPU (Kepler) CONSTRAINTS	D2_KEPLER	01/13/2012
96	Project Specific Constraints	D2_CLEAN	03/15/2012
97	PCB Rule Definitions	D2_KEPLER	01/13/2012
98	DEBUG SENSORS AND ADC	D2_SEAN	03/05/2012
99	SMC12 SENSORS EXTENDED	D2_KEPLER	01/13/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9589	1	SCHEM_MLB_KEPLER_2PHASE, D2	SCH	CRITICAL	
820-3332	1	PCBP_MLB_KEPLER_2PHASE, D2	PCB	CRITICAL	


DRAWING TITLE		SCHEM, MLB, KEPLER, 2PHASE, D2	
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR SHALL NOT BE PERMITTED TO REPRODUCE, COPY, OR DISSEMINATE THIS INFORMATION WITHOUT THE WRITTEN PERMISSION OF APPLE INC.			
I TO MAINTAIN			
II NOT TO REV			
III NOT TO REV			
IV ALL RIGHTS			

DRAWING
TITLE=MLB
ABBREV=ABBREV
LAST_MODIFIED=Wed May 9 13:50:52 2012

起點主板維修網

www.qdzbwx.com


D2 POWER SYSTEM ARCHITECTURE




www.qdzbwx.com

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR OF THIS INFORMATION IS NOT TO REPRODUCE, DISCLOSE OR DISTRIBUTE THIS INFORMATION TO ANY OTHER PERSON OR ENTITY WITHOUT THE EXPRESS WRITTEN PERMISSION OF APPLE INC.			

起点主板维修网
www.qdzbwx.com



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Revision History			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR OF THIS DOCUMENT IS TO MAINTAIN IT TO MAINTAIN IT NOT TO REPRODUCE IT NOT TO REVEAL IT ALL RIGHTS RESERVED			

起點主板維修網
www.qdzbwx.com

BOM Variants (continued on CSA 6)

Table with columns: BOM NUMBER, BOM NAME, BOM OPTIONS. Lists various PCB variants and their configurations.

Bar Code Labels / EEEE #'s (continued on CSA 6)

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists barcode labels and their specifications.

Alternate Parts

Table with columns: PART NUMBER, ALTERNATE FOR PART NUMBER, BOM OPTION, REF DES, COMMENTS. Lists alternate parts for various components.

BOM Groups

Table with columns: BOM GROUP, BOM OPTIONS. Lists BOM groups and their associated options.

Programmables

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists programmable components.

DRAM VREF Configs

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM VREF configurations.

DRAM SPD Straps

Table with columns: BOM GROUP, BOM OPTIONS. Lists DRAM SPD straps and their configurations.

DEVELOPMENT/BASE BOM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists development and base BOM items.

SMC

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists SMC components.

EFI ROM

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists EFI ROM components.

Module Parts

Table with columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION. Lists module parts.

PD Parts

BOM Configuration box containing Apple Inc. logo, drawing number 051-9589, revision 4.18.0, and a notice of proprietary property.

8 7 6 5 4 3 2 1

BOM Variants (continued from CSA 5)

Bar Code Labels / EEEE #'s (continued from CSA 5)

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3382	PCBA, 2.3G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DY41	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DY41, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3383	PCBA, 2.3G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DY42	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DY42, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3445	PCBA, 2.3G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DYJ5	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_HYNIX_A_DIE, EEEE:DYJ5, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3446	PCBA, 2.3G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DYJ6	BASE_BOM, CPU_IVY:2.3GHZ, FB_2G_SAMSUNG, EEEE:DYJ6, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2818	PCBA, 2.6G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRF0	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRF0, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2820	PCBA, 2.6G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDP	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDP, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-2823	PCBA, 2.6G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, DRDT	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_HYNIX_A_DIE, EEEE:DRDT, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-2819	PCBA, 2.6G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, DRDQ	BASE_BOM, CPU_IVY:2.6GHZ, FB_2G_SAMSUNG, EEEE:DRDQ, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3632	PCBA, 2.7G, 8G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0JD	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0JD, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3633	PCBA, 2.7G, 8G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0J3	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0J3, DEVEL_BOM, RAM_2G_ELPIDA_1600
639-3630	PCBA, 2.7G, 16G_ELP, VRAM_HYN, MLB_KEPLER, D2, F0J4	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_HYNIX_A_DIE, EEEE:F0J4, DEVEL_BOM, RAM_4G_ELPIDA_1600
639-3631	PCBA, 2.7G, 16G_ELP, VRAM_SAM, MLB_KEPLER, D2, F0JC	BASE_BOM, CPU_IVY:2.7GHZ, FB_2G_SAMSUNG, EEEE:F0JC, DEVEL_BOM, RAM_4G_ELPIDA_1600

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY41]	CRITICAL	EEEE:DY41
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DY42]	CRITICAL	EEEE:DY42
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ5]	CRITICAL	EEEE:DYJ5
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DYJ6]	CRITICAL	EEEE:DYJ6
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRF0]	CRITICAL	EEEE:DRF0
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDP]	CRITICAL	EEEE:DRDP
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDT]	CRITICAL	EEEE:DRDT
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:DRDQ]	CRITICAL	EEEE:DRDQ
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JD]	CRITICAL	EEEE:F0JD
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J3]	CRITICAL	EEEE:F0J3
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0J4]	CRITICAL	EEEE:F0J4
825-7563	1	LABEL, MLB/LIO, MBA	[EEEE:F0JC]	CRITICAL	EEEE:F0JC

Elipda DQ'd
Keeping for PRQ

D

D

C


C

B


B

A

A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
BOM Variants			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	6 OF 132	
	SHEET	6 OF 99	

8 7 6 5 4 3 2 1




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE

Power Aliases


Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 8 OF 132
SHEET: 8 OF 99


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
		4.18.0	9 OF 132
		PAGE	9 OF 99
		BRANCH	SHEET
			9 OF 99




PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-9589
	REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
BRANCH	PAGE	11 OF 132
SHEET	11 OF 99	



SYNC DATE=01/13/2012

CPU DDR3 INTERFACES		
Apple Inc.	DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE 12 OF 132	SHEET 12 OF 99	



NOTE: Intel validation sense lines per doc 439028 rev1.0
HR_PPDG sections 6.2.1 and 6.3.1.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU POWER	
Apple Inc.	DRAWING NUMBER 051-9589
REVISION 4.18.0	
PAGE 13 OF 132	
SHEET 13 OF 99	

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


8 7 6 5 4 3 2 1

CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 8x 270uF 6mOhm, 0x 470uF 4mOhm, 16x 22uF 0402, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near inductors on bottom side. Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402



PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402



CPU VCCPLL DECOUPLING



8 7 6 5 4 3 2 1


DRAWING NUMBER		051-9589	SIZE	D
REVISION		4.18.0		
PAGE		16 OF 132		
SHEET		15 OF 99		

VAXG DECOUPLING

INTEL RECOMMENDATION: 2X 470UF 4MOHM, 2X 470UF 4MOHM (NOSTUFF), 6X 22UF 0805, 2X 22UF 0805 (NOSTUFF), 6X 10UF 0603, 2X 10UF 0603 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)
 APPLE IMPLEMENTATION: 0X 470UF 4MOHM, 3X 330UF 9MOHM, 6X 22UF 0603, 2X 22UF 0603 (NOSTUFF), 6X 10UF 0402, 2X 10UF 0402 (NOSTUFF), 9X 1UF 0402, 9X 1UF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
 Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000



Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10Mohm resistor, 1x 1uF 0402

R1700

0.010

1/4W

MF

0603

1

C1757

10UF

10V

X68-CERM


0402

CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402
 Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):

Place on bottom side of U1000



Place near inductors on bottom side



Place near inductors on bottom side

CRITICAL

C1768

330UF-6MOHM










20V

POLY-TANT

DIST-RCGLT-COMBO


(Z = 1.5mm, place on tall side next to CPU & under heat pipe)

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
CPU DECOUPLING-II			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
17 OF 132		16 OF 99	




Apple Inc. logo and text: Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D. REVISION: 4.18.0. PAGE: 18 OF 132. SHEET: 17 OF 99.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



PAGE TITLE		SYNC DATE=01/13/2012	
PCH DMI/FDI/PM/Graphics		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	19 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	18 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PCH PCI/USB/TP/RSVD			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	20 OF 132
		SHEET	19 OF 99



OMIT_TABLE

H5	VSS	U1800	VSS	AK38
AA17	VSS	PANTHERPOINT	VSS	AK4
AA2	VSS	MOBILE	VSS	AK42
AA3	VSS	FCBGA	VSS	AK46
AA33	VSS	(9 OF 10)	VSS	AK8
AA34	VSS	VSS	VSS	AL16
AB11	VSS		VSS	AL17
AB14	VSS		VSS	AL19
AB39	VSS		VSS	AL2
AB4	VSS		VSS	AL21
AB43	VSS		VSS	AL23
AB5	VSS		VSS	AL26
AB7	VSS		VSS	AL27
AC19	VSS		VSS	AL31
AC2	VSS		VSS	AL33
AC21	VSS		VSS	AL34
AC24	VSS		VSS	AL48
AC33	VSS		VSS	AM11
AC34	VSS		VSS	AM14
AC48	VSS		VSS	AM36
AD10	VSS		VSS	AM39
AD11	VSS		VSS	AM43
AD12	VSS		VSS	AM45
AD13	VSS		VSS	AM46
AD19	VSS		VSS	AM7
AD24	VSS		VSS	AN2
AD26	VSS		VSS	AN29
AD27	VSS		VSS	AN3
AD33	VSS		VSS	AN31
AD34	VSS		VSS	AP12
AD36	VSS		VSS	AP19
AD37	VSS		VSS	AP28
AD38	VSS		VSS	AP30
AD39	VSS		VSS	AP32
AD4	VSS		VSS	AP38
AD40	VSS		VSS	AP4
AD42	VSS		VSS	AP42
AD43	VSS		VSS	AP46
AD45	VSS		VSS	AP8
AD46	VSS		VSS	AR2
AD8	VSS		VSS	AR48
AE2	VSS		VSS	AT11
AE3	VSS		VSS	AT13
AF10	VSS		VSS	AT18
AF12	VSS		VSS	AT22
AD14	VSS		VSS	AT26
AD16	VSS		VSS	AT28
AF16	VSS		VSS	AT30
AF19	VSS		VSS	AT32
AF24	VSS		VSS	AT34
AF26	VSS		VSS	AT39
AR27	VSS		VSS	AT42
AF29	VSS		VSS	AT46
AF31	VSS		VSS	AT7
AF38	VSS		VSS	AU24
AF4	VSS		VSS	AU30
AF42	VSS		VSS	AV11
AF46	VSS		VSS	AV16
AF5	VSS		VSS	AV20
AF7	VSS		VSS	AV24
AF8	VSS		VSS	AV30
AG19	VSS		VSS	AV38
AG2	VSS		VSS	AV4
AG31	VSS		VSS	AV43
AG48	VSS		VSS	AV8
AH11	VSS		VSS	AW14
AH3	VSS		VSS	AW18
AH36	VSS		VSS	AW2
AH39	VSS		VSS	AW22
AH40	VSS		VSS	AW26
AH42	VSS		VSS	AW28
AH46	VSS		VSS	AW32
AH7	VSS		VSS	AW34
AJ19	VSS		VSS	AW36
AJ21	VSS		VSS	AW40
AJ24	VSS		VSS	AW48
AJ33	VSS		VSS	AY12
AJ34	VSS		VSS	AY22
AK12	VSS		VSS	AY28
AK3	VSS		VSS	

OMIT_TABLE

AY4	VSS	U1800	VSS	H46
AY42	VSS	PANTHERPOINT	VSS	K18
AY46	VSS	MOBILE	VSS	K26
AY8	VSS	FCBGA	VSS	K39
B11	VSS	(10 OF 10)	VSS	K46
B15	VSS	VSS	VSS	K7
B19	VSS		VSS	L18
B23	VSS		VSS	L2
B27	VSS		VSS	L20
B31	VSS		VSS	L26
B35	VSS		VSS	L28
B39	VSS		VSS	L36
B7	VSS		VSS	L48
F45	VSS		VSS	M12
BB12	VSS		VSS	P16
BB16	VSS		VSS	M18
BB20	VSS		VSS	M22
BB22	VSS		VSS	M24
BB24	VSS		VSS	M30
BB28	VSS		VSS	M32
BB30	VSS		VSS	M34
BB38	VSS		VSS	M38
BB4	VSS		VSS	M4
BB46	VSS		VSS	M42
BC14	VSS		VSS	M46
BC18	VSS		VSS	N8
BC2	VSS		VSS	N18
BC22	VSS		VSS	P30
BC26	VSS		VSS	N47
BC32	VSS		VSS	P11
BC34	VSS		VSS	P18
BC36	VSS		VSS	T33
BC40	VSS		VSS	P40
BC42	VSS		VSS	P43
BC48	VSS		VSS	P47
BD46	VSS		VSS	D7
BD5	VSS		VSS	R2
BE22	VSS		VSS	R48
BE26	VSS		VSS	T12
BE40	VSS		VSS	T31
BF10	VSS		VSS	T37
BF12	VSS		VSS	T4
BF16	VSS		VSS	W34
BF20	VSS		VSS	T46
BF22	VSS		VSS	T47
BF24	VSS		VSS	T8
BF26	VSS		VSS	V11
BF28	VSS		VSS	V17
BD3	VSS		VSS	V26
BF30	VSS		VSS	V27
BF38	VSS		VSS	V29
BF40	VSS		VSS	V31
BF8	VSS		VSS	V36
BG17	VSS		VSS	V39
BG21	VSS		VSS	V43
BG33	VSS		VSS	V7
BG44	VSS		VSS	W17
BG8	VSS		VSS	W19
BH11	VSS		VSS	W2
BH15	VSS		VSS	W27
BH17	VSS		VSS	W48
BH19	VSS		VSS	Y12
H10	VSS		VSS	Y38
BH27	VSS		VSS	Y4
BH31	VSS		VSS	Y42
BH33	VSS		VSS	Y46
BH35	VSS		VSS	Y8
BH39	VSS		VSS	
BH43	VSS		VSS	BG29
BH7	VSS		VSS	N24
D3	VSS		VSS	AJ3
D12	VSS		VSS	AD47
D16	VSS		VSS	
D18	VSS		VSS	
D22	VSS		VSS	B43
D24	VSS		VSS	BE10
D26	VSS		VSS	BG41
D30	VSS		VSS	
D32	VSS		VSS	G14
D34	VSS		VSS	H16
D38	VSS		VSS	
D42	VSS		VSS	T36
D8	VSS		VSS	
E18	VSS		VSS	BG22
E26	VSS		VSS	BG24
G18	VSS		VSS	C22
G20	VSS		VSS	AP13
G26	VSS		VSS	M14
G28	VSS		VSS	AP3
G36	VSS		VSS	AP1
G48	VSS		VSS	BE16
H12	VSS		VSS	BC16
H18	VSS		VSS	BG28
H22	VSS		VSS	BJ28
H24	VSS		VSS	
H26	VSS		VSS	
H30	VSS		VSS	
H32	VSS		VSS	
H34	VSS		VSS	
F3	VSS		VSS	

SYNC MASTER=D2_KRPLER SYNC DATE=01/13/2012

PAGE TITLE: PCH GROUNDS


Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 23 OF 132 SHEET: 22 OF 99



PAGE TITLE		SYNC DATE=03/19/2012	
PCH DECOUPLING			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	24 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	23 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

(R2560-R2563)

XDP_BPM L<4>	R2560	0	1	2	5%	1/20W	MF	201
XDP_BPM L<5>	R2561	0	1	2	5%	1/20W	MF	201
XDP_BPM L<6>	R2562	0	1	2	5%	1/20W	MF	201
XDP_BPM L<7>	R2563	0	1	2	5%	1/20W	MF	201

(R2564-R2567)

CPU_CFG<12>	R2564	0	1	2	5%	1/20W	MF	201
CPU_CFG<13>	R2565	0	1	2	5%	1/20W	MF	201
CPU_CFG<14>	R2566	0	1	2	5%	1/20W	MF	201
CPU_CFG<15>	R2567	0	1	2	5%	1/20W	MF	201

CPU_PWRGD	R2500	1K	1	2	5%	1/20W	MF	201
PM_PWRBTN_L	R2502	0	1	2	5%	1/20W	MF	201
CPU_CFG<0>	R2501	1K	1	2	5%	1/20W	MF	201
PM_PCH_SYS_PWROK	R2504	330	1	2	5%	1/20W	MF	201

(R2520-R2537)

XDP_DA0 USB EXTA OC L	R2520	33	1	2	5%	1/20W	MF	201
XDP_DA1 USB EXTB OC L	R2521	33	1	2	5%	1/20W	MF	201
XDP_DA2 USB EXTC OC L	R2522	33	1	2	5%	1/20W	MF	201
XDP_DA3 USB EXTD OC L	R2523	33	1	2	5%	1/20W	MF	201
XDP_DB0 USB EXTB OC EHCI L	R2524	33	1	2	5%	1/20W	MF	201
XDP_DB1 USB EXTD OC EHCI L	R2525	33	1	2	5%	1/20W	MF	201
XDP_DB2 AP_PWR_EN	R2526	33	1	2	5%	1/20W	MF	201
XDP_DB3 SDCONN_STATE_CHANGE	R2527	33	1	2	5%	1/20W	MF	201
XDP_FC0	R2528	33	1	2	5%	1/20W	MF	201
XDP_FC1	R2529	33	1	2	5%	1/20W	MF	201
XDP_DC0 ISOLATE_CPU_MEM_L	R2530	33	1	2	5%	1/20W	MF	201
XDP_DC1 MXM_GOOD	R2531	33	1	2	5%	1/20W	MF	201
XDP_DC2 DP_AUXCH_ISOL	R2532	33	1	2	5%	1/20W	MF	201
XDP_DC3 SATARDRV_EN	R2533	33	1	2	5%	1/20W	MF	201
XDP_DD0 DP_GPU_TBT_SEL	R2534	33	1	2	5%	1/20W	MF	201
XDP_DD1 JTAG_ISP_TCK	R2535	33	1	2	5%	1/20W	MF	201
XDP_DD2 AUD_IPHS_SWITCH_EN	R2536	33	1	2	5%	1/20W	MF	201
XDP_DD3 ENET_LOW_PWR	R2537	33	1	2	5%	1/20W	MF	201

PCH/XDP Signal Isolation Notes:

- Following Intel's Debug Prot Design Guid for HR and CR v1.3 doc id 404081.
- Initially, stuffing both 33 and 0 ohms and validate whether it is functional in that state, else add BOM options.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.

R252x, R253x, R257x and R259x should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

ALL_SYS_PWRGD	R2584	1K	1	2	5%	1/20W	MF	201
PM_PWRBTN_L	R2585	0	1	2	5%	1/20W	MF	201

XDP_CPU_TDO	R2510	51	2	1	5%	1/20W	MF	201
XDP_CPU_TDI	R2511	51	2	1	5%	1/20W	MF	201
XDP_CPU_TMS	R2512	51	2	1	5%	1/20W	MF	201
XDP_CPU_TCK	R2513	51	2	1	5%	1/20W	MF	201
XDP_CPU_TRST_L	R2514	51	2	1	5%	1/20W	MF	201

ITPCLK/HOOK4	R2515	0	1	2	5%	1/20W	MF	201
ITPCLK/HOOK5	R2516	0	1	2	5%	1/20W	MF	201
CPU_RESET_L	R2505	1K	1	2	5%	1/20W	MF	201

PCH SIGNALS

XDP_DA0 PCH_GPIO59 USB_EXTA_OC_L	R2590	0	1	2	5%	1/20W	MF	201
XDP_DA1 PCH_GPIO40 USB_EXTB_OC_L	R2591	0	1	2	5%	1/20W	MF	201
XDP_DB2 PCH_GPIO10 AP_PWR_EN	R2596	0	1	2	5%	1/20W	MF	201
XDP_DB3 PCH_GPIO14 SDCONN_STATE_CHANGE	R2597	0	1	2	5%	1/20W	MF	201
XDP_DC3 PCH_GPIO19 SATARDRV_EN	R2573	0	1	2	5%	1/20W	MF	201
XDP_DC0 PCH_GPIO28 ISOLATE_CPU_MEM_L	R2570	0	1	2	5%	1/20W	MF	201
XDP_DC2 PCH_GPIO21 DP_AUXCH_ISOL	R2572	0	1	2	5%	1/20W	MF	201
XDP_FC1 PCH_GPIO0	R2574	1K	1	2	5%	1/20W	MF	201

Non-XDP Signals

USB_EXTA_OC_L	R2590	0	1	2	5%	1/20W	MF	201
USB_EXTB_OC_L	R2591	0	1	2	5%	1/20W	MF	201
AP_PWR_EN	R2596	0	1	2	5%	1/20W	MF	201
SDCONN_STATE_CHANGE	R2597	0	1	2	5%	1/20W	MF	201
SATARDRV_EN	R2573	0	1	2	5%	1/20W	MF	201
ISOLATE_CPU_MEM_L	R2570	0	1	2	5%	1/20W	MF	201
DP_AUXCH_ISOL	R2572	0	1	2	5%	1/20W	MF	201
TBT_CIO_PLUG_EVENT_ISOL	R2574	1K	1	2	5%	1/20W	MF	201

XDP_PCH_TDO	R2550	51	2	1	5%	1/20W	MF	201
XDP_PCH_TDI	R2551	51	2	1	5%	1/20W	MF	201
XDP_PCH_TMS	R2552	51	2	1	5%	1/20W	MF	201
XDP_PCH_TCK	R2556	51	2	1	5%	1/20W	MF	201

1K series R on PCH Support Page

Apple Inc. CPU & PCH XDP

Apple logo

Apple Inc.

051-9589

4.18.0


25 OF 132

24 OF 99


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8 7 6 5 4 3 2 1


GPIO Glitch Prevention





PCH Reset Button




Platform Reset Connections



LPC 33MHz Clock Series Termination




System RTC Power Source & 32kHz / 25MHz Clock Generator



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



PAGE TITLE		SYNC DATE=01/13/2012	
Chipset Support			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	26 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	25 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H


BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
33880923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
33880983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


15" MBP ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 MBP OG ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B




15" MBP USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 MBP OG USES 197S0284 FOR Y2700 TO SAVE COST



TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



USB XHCI/EHCI2 PORT MUX FOR EXT B



SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
USB HUB & MUX			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	27 OF 132
		SHEET	26 OF 99

8 7 6 5 4 3 2 1


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
 WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
 WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
 MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0365	1	RES, MTL, P15K, 1/16W, 5%, 28, 1, 9402, 060, LF	R2821		PPDDR:1V5
114S0376	1	RES, MTL, P15K, 1/16W, 5%, 28, 1, 9402, 060, LF	R2821		PPDDR:1V35

1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU Memory S3 Support

Apple Inc.



DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 28 OF 132 SHEET: 27 OF 99

8 7 6 5 4 3 2 1



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank A (1 OF 2)



Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 29 OF 132 SHEET: 28 OF 99



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank A (2 OF 2)



Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

PAGE: 30 OF 132
SHEET: 29 OF 99



SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank B (1 OF 2)


Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4. ALL RIGHTS RESERVED

PAGE: 31 OF 132
 SHEET: 30 OF 99



SDRAM Bypassing (NOTE: 2x 2.2uF and 3x 0.1uF per chip)

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

DDR3 SDRAM Bank B (2 OF 2)

Apple Inc.


DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2 NOT TO REPRODUCE OR COPY IT
 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4 ALL RIGHTS RESERVED

PAGE: 32 OF 132
 SHEET: 31 OF 99

JEDEC 4.20.18 Unbuffered SODIMM Raw Card F spec recommends 36 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



MEM Clock Termination
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM

SYNC MASTER=D2 KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE DDR3 Termination			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.18.0	BRANCH
		PAGE 33 OF 132	SHEET 32 OF 99


NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

Page Notes



Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPVTT_S3_DDR_BUF
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 DDRVREF_DAC - Stuffs Apple margining circuit.
 VREFDQ:LDO - LDO outputs sent to DQ inputs.
 VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
 VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
 VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
 VREFCA:LDO - LDO outputs sent to CA inputs.
 VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.



RST* on 'platform reset' so that system watchdog will disable margining.
 NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+6.0mA - -6.0mA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 34 OF 132
 SHEET: 33 OF 99



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780002	4	RES, 0402, 0201	L3570, L3571, L3573, L3574		

3V S3 WLAN FET	
MOSFET	DMP2018LFK
CHANNEL	P-TYPE
RDS(ON) @ 2.5V	14 mOhm Typ 20 mOhm Max
LOADING	1 A (EOP)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
51880767	1	CONN, 0402, 1208-02, P10, 0402, 0402, 0402	J3502	CRITICAL	

OMIT
CRITICAL
J3502
CCR20-6K710S
P-RT-04

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE


X29/ALS/CAMERA CONNECTOR

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH: 35 OF 132
PAGE: 34 OF 99



For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.

Thunderbolt Host (1 of 2)


Apple Inc.

Revision 4.18.0

36 OF 132

35 OF 99

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 132		SHEET 36 OF 99	


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBTLC_FET (3.3V FET Output)
 - =PP3V3_S0_TBTMRCCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBTLC_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.

Thunderbolt 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.



1.05V TBT "LC" Switch




1.05V TBT "CIO" Switch




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE TITLE
Thunderbolt Power Support
 Apple Inc.
 DRAWING NUMBER 051-9589
 REVISION 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED

BRANCH
 PAGE 38 OF 132
 SHEET 37 OF 99




SYNC MASTER=D2_KRPLER		SYNC DATE=01/13/2012	
RIO CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 99	
IV ALL RIGHTS RESERVED			



PCIe/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SSD CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 132
		SHEET	39 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
USB 3.0 CONNECTORS			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 99	
IV ALL RIGHTS RESERVED			


NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D


C

B

A



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

SMC

Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 49 OF 132 SHEET: 41 OF 99


SMC Reset "Button", Supervisor & AVREF Supply



Debug Power "Buttons"




SMC Crystal Circuit



Hall Effect pads


APN: 998-3029
OMIT TABLE
J5050
HALL-SENSOR-MLB-PADS-K99




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-6811	1	SUBASSY,PCBA HALL EFFECT,K99	J5050	CRITICAL	

HDMI HPD ESD PROTECTION


Inversion now taking place on R10




BATLOW# ISOLATION



SMC12 PECCI SUPPORT



SMC12 SPI SUPPORT




SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
PAGE TITLE: SMC Support
Apple Inc.
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED
PAGE: 50 OF 132
SHEET: 42 OF 99


8 7 6 5 4 3 2 1

D C B A

LPC+SPI Connector




SPI Bus Series Termination




8 7 6 5 4 3 2 1

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
		REVISION 4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 51 OF 132	SHEET 43 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	52 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	44 OF 99
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	1	OP-AMP, 1.5V, 100K, 5.2, 150V, 0.402, 402, LP	C5327		SENSOR_NONPROD:Y
11780008	1	OP-AMP, 1.5V, 100K, 0.402, 402, LP	C5314		SENSOR_NONPROD:Y


SYNC MASTER=D2_SEAN SYNC DATE=03/05/2012
PAGE 11/11

Voltage & Load Side Current Sensing

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D
REVISION: 4.18.0
BRANCH:
PAGE: 53 OF 132
SHEET: 45 OF 99

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



Sense R is R7510, R7520 & R7530
 Individual Sense R is 0.75mOhm
 EDP: 94A TDP :45A
 (Effective Sense R is 0.25mOhm due to summing of the 3 phases)

SENSE R IS R7550, R7560, 0.75MOHM
 EDP: 33A TDP: 21.5A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	2	RES,MTL,P11M,100K,5,1/16W,0402,080,LF	C5451,C5461		SENSOR_NONPROD:Y



SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012
 PAGE TITLE: High Side and CPU/AXG Current Sensing

Apple Inc.
 DRAWING NUMBER: 051-9589
 REVISION: 4.18.0
 SIZE: D



NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: 54 OF 132
 SHEET: 46 OF 99


GPU PROXIMITY/GPU DIE/LEFT FIN STACK/RIGHT FIN STACK



DDR3 PROXIMITY/CPU PROXIMITY/PCH PROXIMITY/AIRFLOW PROXIMITY



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE: Thermal Sensors			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			55 OF 132
II NOT TO REPRODUCE OR COPY IT			SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			47 OF 99
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Fan Connectors			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 56 OF 132
		SHEET	48 OF 99


PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+		10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD		80UA		0.204 V	16.32E-6 W
	VDD		60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT		60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD		8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN		4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector

IPD Flex Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
 Keys ANDed with PSoc power to isolate when PSOC is not powered.
 No IPD on OE input pin PP3V3_S4 (symbol error).


WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

Caps Lock LED Drive




All RC values are TBD

5V TRACKPAD S4 FET



TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800
 THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB




BOM Options available to CSA 5

TPAD_5V:SW_S4 Original implementation off PP5V_S4
 TPAD_5V:LDO_S4 PP5V_S5 LDO power in S4 only
 TPAD_5V:LDO_S5 PP5V_S5 LDO power

BOM GROUP	BOM OPTIONS
TPAD_5V:SW_S4	TPAD_5V_SW_S4
TPAD_5V:LDO_S4	TPAD_5V_FET, TPAD_5V_LDO
TPAD_5V:LDO_S5	TPAD_5V_NO_FET, TPAD_5V_LDO

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012
 PAGE 17/18
KEYBOARD/TRACKPAD (1 OF 2)
 Apple Inc.
 DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: _____
 PAGE: 57 OF 132
 SHEET: 49 OF 99



Keyboard Backlight Driver & Detection

To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35321612	2	IC,DC/DC CVPR,BOOST,WHITE LED,1.5MM,4PINS	U5850,U5860	CRITICAL	

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

KEYBOARD/TRACKPAD (2 OF 2)


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D


REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 58 OF 132
 SHEET: 50 OF 99



Desired orientation when placed on board bottom-side (view thru top):




Circle indicates pin 1 location when placed in correct orientation





GYRO
(WRITE: 0XD0 READ: 0XD1)

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
DIGITAL ACCELEROMETER & GYRO			
DRAWING NUMBER		051-9589	
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		59 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 99	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2_KRPLER		SYNC DATE=01/13/2012	
PAGE TITLE SPI ROM			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 61 OF 132		SHEET 52 OF 99	




PAGE TITLE		SYNC DATE=03/16/2012	
AUDIO: CODEC/REGULATOR			
Apple Inc.		DRAWING NUMBER	051-9589
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.18.0
		PAGE	62 OF 132
		SHEET	53 OF 99

8 7 6 5 4 3 2 1

D
C
B
A


D
C
B
A


ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER





SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		PAGE	
4.18.0		63 OF 132	
BRANCH		SHEET	
		54 OF 99	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1




SYNC MASTER=D2_CARA		SYNC DATE=03/16/2012	
PAGE TITLE AUDIO: IV SENSE			
 Apple Inc.	DRAWING NUMBER	051-9589	
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	PAGE	64 OF 132	
	SHEET	55 OF 99	




SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: IV SENSE FILTER			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		65 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		56 OF 99	
IV ALL RIGHTS RESERVED			

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
 APN: 353S2888 & 353S2958
 GAIN = +3 DB
 1ST ORDER FC (L&R) = NOM 569 HZ
 1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=D2 CARA		SYNC DATE=03/16/2012	
PAGE TITLE			
AUDIO: SPEAKER AMP		DRAWING NUMBER	051-9589
Apple Inc.		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	57 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

SYNC MASTER=02 CARA SYNC DATE=03/16/2011


PAGE TITLE AUDIO: JACK

Apple Inc. DRAWING NUMBER 051-9589 SIZE D

REVISION 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH PAGE 67 OF 132 SHEET 58 OF 99



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	OX02 (2)	OX02 (2)	OX09 (9,A)	N/A	OX09 (B)
TWEETERS	OX04 (4)	OX04 (4)	OX0B (11)	GPIO_3	N/A
SUB	OX03 (3)	OX03 (03)	OX0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	OX08 (8)	OX10 (16)	N/A	OX0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	OX06 (6)	OX0E (D,E)	3V3	N/A
DMIC2	OX05 (5)	OX12 (12,C)	3V3	OX0C (12,C)
SPDIF IN	OX07 (7)	OX0F (15)	N/A	N/A
HEADSET MIC	OX06 (6)	OX0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATA4GP/GPIO 16	
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

AUDIO CONNECTOR DETECT STATES


	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	0	1	0
AUD_J1_TTYPEDET_L	1	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35383452	35381286		U6800	WASIN A2D TO MICROCHIP

NOM R6892-C6860 FC = 106Hz
 SSM6N15FE Vth = 0.8V to 1.5V
 SSM6N15FE IGSS = +/-1uA
 FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)


SYNC MASTER=D2 CARA SYNC DATE=03/16/2012
 PAGE TITLE: **AUDIO: JACK TRANSLATORS**
 DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 68 OF 132
 SHEET: 59 OF 99



DC-In & Battery Connectors		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 132		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 99		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	70 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	61 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

fb = (R7151+R7152)/R7152 = 1.349 and Vref = 0.5;
 VID1=1, VID0=1:
 Vout<1,1> = Vref x fb;
 VID1=0, VID0=1:
 Vout<0,1> = Vref x (1+R7147 / (R7148 + R7149)) x fb
 VID1=1, VID0=0:
 Vout<1,0> = Vref x (1+ (R7147 + R7148) / R7149) x fb
 VID1=0, VID0=0:
 Vout<0,0> = Vref x (1+ (R7147 / (R7148 + R7149 // R7150)) x fb

OCP = R7141 x 8.5uA / R7140
 OCP = 8.5A

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

System Agent Supply


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 71 OF 132
 SHEET: 62 OF 99



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
5V / 3.3V Power Supply			
Apple Inc.		DRAWING NUMBER	051-9589
		REVISION	4.18.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	72 OF 132
		SHEET	63 OF 99
		SIZE	D

DDR3 (1V5R1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0343	1	RES,HTL,FLIM,1/16W,20.0K,1,0402,SMD,LF	R7315		PPDDR:1V5
114S0342	1	RES,HTL,FLIM,1/16W,19.0K,1,0402,SMD,LF	R7315		PPDDR:1V35
114S0411	1	RES,HTL,FLIM,1/16W,1.00K,1,0402,SMD,LF	R7316		PPDDR:1V5
114S0389	1	RES,HTL,FLIM,1/16W,57.0K,1,0402,SMD,LF	R7316		PPDDR:1V35

SYMC: MASTER=00, KEPLER SYMC: DATE=01/13/2015


PAGE TITLE: 1V5R1V35V DDR3 SUPPLY

Apple Inc. DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

BRANCH: PAGE: 73 OF 132 SHEET: 64 OF 99



SYMC MASTER-03-REAN SYMC-DATA-13/05/2015

CPU IMVP7 & AXG VCore Regulator


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 74 OF 132
 SHEET: 65 OF 99



CPU IMV7 & AXG VCore Output		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE			
II NOT TO REPRODUCE OR COPY IT		75 OF 132			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET			
IV ALL RIGHTS RESERVED		66 OF 99			


CPU VCCIO (1V0R1V05 S0) REGULATOR

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0260	2	RES_MTL_P10M,1/10W,2.74K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:SNB
114S0264	2	RES_MTL_P10M,1/10W,3.01K,1,0402,SMD,LF	R7605,R7645		PPCPUVCCIO:IVB




CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	
Apple Inc.	DRAWING NUMBER: 051-9589
REVISION: 4.18.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 76 OF 132	SHEET: 67 OF 99


1.8V S0 Regulator




1.05V SUS LDO




1.5V S0 Regulator



1.5V S0 LDO (RIO)



SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE: Misc Power Supplies			
Apple Inc.		DRAWING NUMBER: 051-9589	SIZE: D
		REVISION: 4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE: 77 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET: 68 OF 99	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Power FETs

Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 78 OF 132
 SHEET: 69 OF 99

Power aliases required by this page:
 - =PPVCORE_GPU
 - =PPV35_GPU_FBVDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)




NOTE: ATLEAST 2 GND VIAS & 2 POWER VIAS PER CAP

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE KEPLER CORE/FB POWER			
Apple Inc.		DRAWING NUMBER 051-9589	SIZE D
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 132		SHEET 72 OF 99	

Power aliases required by this page:
 - PPIV05_GPU_S0_FB
 - PPIV05_GPU_PEA_IOWDD

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)





SYNC MASTER=D2_SEAN SYNC DATE=03/05/2012
 PAGE TITLE

KEPLER FRAME BUFFER I/F

Apple Inc.













DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 BRANCH: _____
 PAGE: 82 OF 132
 SHEET: 73 OF 99

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 I ALL RIGHTS RESERVED



Page Notes












Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:




Apple Inc. GDDR5 Frame Buffer A
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 84 OF 132
SYNCH MASTER=D2 SEAN SYNC DATE=03/05/2012

Page Notes

Power aliases required by this page:
Signal aliases required by this page:
BOM options provided by this page:



Apple Inc. GDDR5 Frame Buffer B
DRAWING NUMBER: 051-9589
REVISION: 4.18.0
PAGE: 85 OF 132
SYNCH MASTER=D2_SEAN
SYNCH DATE=03/05/2012



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Die Rev	Strap
11880013	1	RES, 10KOHM, 0201	R8711		FR_LG_SMB0B03	D-DIE	0x1
11880414	1	RES, 5.10KOHM, 0201	R8711		FR_LG_HYDIX_M_DIE	M-DIE	0x0
11880230	1	RES, 5.10KOHM, 1.1/20W, 0201	R8711		FR_LG_HYDIX_A_DIE	A-DIE	0x4

Straps for GK107. GF108 support has been removed.







STRAP NOTES:
 CURRENTLY STUFFED FOR GF108a/GK107-GTX
 STUFF R8704 FOR THICK DIE
 STUFF R8705 FOR THIN DIE

SYNC MASTER=D2 SEAN SYNC DATE=03/05/2012
 PAGE TITLE: KEPLER GPIOs, CLK & STRAPS
 Apple Inc.
 DRAWING NUMBER: 051-9589 SIZE: D
 REVISION: 4.18.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 BRANCH: 87 OF 132
 SHEET: 78 OF 99


Power aliases required by this page:
 - PP3V3_GPU_VDD33
 - PP1V05_GPU_PEX_PLLVDD
 - PP1V05_GPU_PEX_PLLVDD

Signal aliases required by this page:
 (NONE)

SNM options provided by this page:
 (NONE)



SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
PAGE TITLE: KEPLER PEX PWR/GNDS			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	88 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	79 OF 99
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Stuff option for GPIO control

R8981 = PSI Control
 R8982 = VID6 control (old connection)
 R8982 = DPSLP Control

R8981
 R8982
 R8983


SYNC MASTER=D2_SEAN		SYNC DATE=03/05/2012	
PAGE TITLE			
GFX IMVP VCore Regulator			
DRAWING NUMBER		SIZE	
051-9589		D	
REVISION		BRANCH	
4.18.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
89 OF 132		80 OF 99	

8 7 6 5 4 3 2 1

D C B A

LCD PANEL INTERFACE (eDP)


CRITICAL
J9000
20525-130E-01
F-RT-SM




LCD Panel HPD & AUX strapping

SYNCH MASTER=D2 KEPLER		SYNCH DATE=01/13/2012	
PAGE TITLE			
eDP Display Connector			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		81 OF 99	
IV ALL RIGHTS RESERVED			


8 7 6 5 4 3 2 1




CONNECT I2C TO LCD BKLT IC




J9100 1909782




DPMUX UC DEBUG HEADER




CA_DET ISOLATION




HDMI HPD INVERSION & ISOLATION





DPMUX UC PULL-UPS



DPMUX UC PULL-DOWNS




DP 2:1 ANALOG MUX



Apple Inc. eDP Mux drawing information including drawing number 051-9589, revision 4.18.0, and page 91 of 132.

DP A & DP B AUX MUX

DP A & DP B DDC MUX




MUX TRUTH TABLE

SAI/SBI	SAO	SBO	INA	INB
0	0	0	OUTB0	OUTA0
0	0	1	OUTB1	OUTA0
0	1	0	OUTB0	OUTA1
0	1	1	OUTB1	OUTA1
1	0	0	OUTA0	OUTB0
1	0	1	OUTA0	OUTB1
1	1	0	OUTA1	OUTB0
1	1	1	OUTA1	OUTB1

SYNC MASTER=D2 SEAN		SYNC DATE=03/05/2012	
eDP Muxed Graphics Support			
DRAWING NUMBER		051-9589	SIZE D
REVISION		4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		92 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		83 OF 99	
IV ALL RIGHTS RESERVED			

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9610,R9613		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1.0201,SMD,LF	R9611,R9614		TBTHV:P12V

Nominal	Min	Max	
IHVSO/S3	1120mA	1090mA	1170mA (12W minimum)



Thunderbolt Connector B

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

Thunderbolt Connector B


Apple Inc.

DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 96 OF 132 SHEET: 85 OF 99



SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

LCD Backlight Driver (LP8545)

Apple Inc.


DRAWING NUMBER: 051-9589 SIZE: D

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 97 OF 132
 SHEET: 86 OF 99

PCH VCCIO (1.05V S0) REGULATOR




PCH VCCIO (1.05V) POWER SUPPLY		DRAWING NUMBER	051-9589	SIZE	D
Apple Inc.		REVISION	4.18.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH			
		PAGE	98 OF 132		
		SHEET	87 OF 99		

8 7 6 5 4 3 2 1


GPU Rail Sequencing

KEPLER GPU REQUIRES RAILS TO COME UP IN THE FOLLOWING ORDER:
 1) GPU_3.3V
 2) IFX IOVDD - 1.8V
 3) GPUVCORE
 4) FBVDDQ/GEDRS 1.35V
 5) PEKVDQ/Q OR IFPY IOVDD - 1.05V





NOTE: 1V8 MAY NOT BE REQUIRED FOR KEPLER IF THERE IS NO LVDS

EXT GPU PWRGD Pullup




NOTE: NO PU ON 3V3 AND 1V8 PGOODS SINCE THEY ARE SYNTHETIC.
 NOTE 2: CHECK IF 1V8 IS READ AS LOGIC HIGH BY GMUX

Unused PGOOD signal



PLACE R9910 - R9917 CLOSE TO U8000

PCIE TEST STRUCTURES (FOR LAB USE)



PLACE R9920 - R9927 CLOSE TO U1000

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE Power Sequencing EG/PCH S0			
DRAWING NUMBER 051-9589		SIZE D	
REVISION 4.18.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 99 OF 132		SHEET 88 OF 99	

8 7 6 5 4 3 2 1

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RXX	*	=4X_DIELECTRIC	?
PEG_TXTX	*	=4X_DIELECTRIC	?
PEG_TXX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RXX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>
FDI_FSYNC	CPU_50S	CPU AGTL	FDI FSYNC<1..0>
FDI_FSYNC	CPU_50S	CPU AGTL	FDI_FSYNC<1..0>
FDI_INT	CPU_50S	CPU AGTL	FDI INT
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N
DP_INT_IG_ML	DE_85D	DISPLAYDET	DP INT IG ML P<3:0>
DP_INT_IG_ML	DE_85D	DISPLAYDET	DP INT IG ML N<3:0>
DP_INT_IG_AUX_P	DE_85D	DISPLAYDET	DP INT IG AUX P
DP_INT_IG_AUX_N	DE_85D	DISPLAYDET	DP INT IG AUX N
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP COMP
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG COMP
CPU_CPG	CPU_50S	CPU_ITP	CPU CPG<17..0>
ITPCPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P
ITPCPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N
ITPXDPP_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	ITPXDPP CLK100M P
ITPXDPP_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	ITPXDPP CLK100M N
DPLL_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKP
DPLL_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN
XDP_CPU_TDI	CPU_50S	CPU_ITP	XDP CPU TDI
XDP_CPU_TDO	CPU_50S	CPU_ITP	XDP CPU TDO
XDP_CPU_TMS	CPU_50S	CPU_ITP	XDP CPU TMS
XDP_CPU_TCK	CPU_50S	CPU_ITP	XDP CPU TCK
XDP_CPU_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST L
XDP_BPM_L<3..0>	CPU_50S	CPU_ITP	XDP BPM L<3..0>
XDP_BPM_L<7..4>	CPU_50S	CPU_ITP	XDP BPM L<7..4>
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L
XDP_CPU_PRDY_L	CPU_50S	CPU_ITP	XDP CPU PRDY L
XDP_CPU_PREQ_L	CPU_50S	CPU_ITP	XDP CPU PREQ L
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC SEL L
CPU_PRCI	CPU_50S	CPU_VID	CPU PRCI
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU PWRGD
PM_THRMTRIP_L	CPU_50S	CPU_AGTL	PM THRMTRIP L
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD
CPU_SM_RCOMP<2..0>	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2..0>
GPU_VIDSOUT	GPU_50S	GPU_VID	GPU_VIDSOUT
GPU_VIDSCLK	GPU_50S	GPU_VID	GPU_VIDSCLK
GPU_VIDALERT_L	GPU_50S	GPU_VID	GPU_VIDALERT L
CPU_VCCSA_VID<1..0>	GPU_55S	GPU_VID	CPU_VCCSA_VID<1..0>
CPU_VCCSENSE_P	GPU_27P4S	GPU_VCCSENSE	CPU_VCCSENSE_P
CPU_VCCSENSE_N	GPU_27P4S	GPU_VCCSENSE	CPU_VCCSENSE_N
CPU_VCCIOSENSE_P	GPU_27P4S	GPU_VCCIOSENSE	CPU_VCCIOSENSE_P
CPU_VCCIOSENSE_N	GPU_27P4S	GPU_VCCIOSENSE	CPU_VCCIOSENSE_N
CPU_AXG_SENSE_P	GPU_27P4S	GPU_VCCSENSE	CPU_AXG_SENSE_P
CPU_AXG_SENSE_N	GPU_27P4S	GPU_VCCSENSE	CPU_AXG_SENSE_N
CPU_VCC_VALSENSE_P	GPU_27P4S	GPU_VCCSENSE	CPU_VCC_VALSENSE_P
CPU_VCC_VALSENSE_N	GPU_27P4S	GPU_VCCSENSE	CPU_VCC_VALSENSE_N
CPU_AXG_VALSENSE_P	GPU_27P4S	GPU_VCCSENSE	CPU_AXG_VALSENSE_P
CPU_AXG_VALSENSE_N	GPU_27P4S	GPU_VCCSENSE	CPU_AXG_VALSENSE_N
CPU_VCCSASENSE	GPU_50S	GPU_AGTL	CPU_VCCSASENSE
PPCPU_MEM_VREFD0_A	GPU_VREF	GPU_VREF	PPCPU MEM VREFD0 A
PPCPU_MEM_VREFD0_B	GPU_VREF	GPU_VREF	PPCPU MEM VREFD0 B
PP0V75_S3_MEM_VREFD0_A	GPU_VREF	GPU_VREF	PP0V75_S3_MEM_VREFD0 A
PP0V75_S3_MEM_VREFD0_B	GPU_VREF	GPU_VREF	PP0V75_S3_MEM_VREFD0 B
PP0V75_S3_MEM_VREFCA_A	GPU_VREF	GPU_VREF	PP0V75_S3_MEM_VREFCA A
PP0V75_S3_MEM_VREFCA_B	GPU_VREF	GPU_VREF	PP0V75_S3_MEM_VREFCA B
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M P
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M N
PEG_R2D	PEG_R2D	PEG_R2D	PEG R2D P<7..0>
PEG_R2D	PEG_R2D	PEG_R2D	PEG R2D N<7..0>
PEG_R2D_C	PEG_R2D	PEG_R2D	PEG R2D C P<7..0>
PEG_R2D_C_N<7..0>	PEG_R2D	PEG_R2D	PEG R2D C N<7..0>
PEG_D2R	PEG_D2R	PEG_D2R	PEG D2R P<7..0>
PEG_D2R	PEG_D2R	PEG_D2R	PEG D2R N<7..0>
PEG_D2R_C	PEG_D2R	PEG_D2R	PEG D2R C P<7..0>
PEG_D2R_C_N<7..0>	PEG_D2R	PEG_D2R	PEG D2R C N<7..0>

SYNC MASTER=D2 KEPLER SYNC DATE=01/13/2012

CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-9589

REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 100 OF 132

SHEET: 89 OF 99

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_QS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?
MEM_DQBL2BL	*	16 MILS	?
MEM_DQCH2CH	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_*	*	MEM_QS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQ_BYTE*	MEM_*	*	MEM_DATA2MEM
MEM_*_DQ_BYTE*	=SAME	*	MEM_DATA2DATA
MEM_A_DQ_BYTE*	MEM_A_DQ_BYTE*	*	MEM_DQBL2BL
MEM_B_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQBL2BL
MEM_A_DQ_BYTE*	MEM_B_DQ_BYTE*	*	MEM_DQCH2CH

DDR3 (Memory Down):

DQ signals should be matched within 0.508mm of associated DQS pair
 DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
 DQS to clock matching should be within [CLK-139.73mm] and [CLK-30.48mm].
 CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
 CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0mm] of CLK pairs.
 A/BA/CMD signals should be matched within [CLK-2.54mm] to [CLK+2.54mm] of CLK pairs.
 DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
 Maximum length of any signal from die pad to first DRAM device is 139.7mm max, to last DRAM device is 194.31mm max.
 SOURCE: Chief River SFF Platform DG, Rev 0.7 (#460452), Section 2.6.3

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CKE<3..0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A CS L<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A CS L<0>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<3..2>
MEM_A_CNTRL1	MEM_37S	MEM_CTRL	MEM A ODT<1>
MEM_A_CNTRL	MEM_37S	MEM_CTRL	MEM A ODT<0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_50S	MEM_A_DQ_BYTE0	MEM A DQ<7..0>
MEM_A_DQ_BYTE1	MEM_50S	MEM_A_DQ_BYTE1	MEM A DQ<15..8>
MEM_A_DQ_BYTE2	MEM_50S	MEM_A_DQ_BYTE2	MEM A DQ<23..16>
MEM_A_DQ_BYTE3	MEM_50S	MEM_A_DQ_BYTE3	MEM A DQ<31..24>
MEM_A_DQ_BYTE4	MEM_50S	MEM_A_DQ_BYTE4	MEM A DQ<39..32>
MEM_A_DQ_BYTE5	MEM_50S	MEM_A_DQ_BYTE5	MEM A DQ<47..40>
MEM_A_DQ_BYTE6	MEM_50S	MEM_A_DQ_BYTE6	MEM A DQ<55..48>
MEM_A_DQ_BYTE7	MEM_50S	MEM_A_DQ_BYTE7	MEM A DQ<63..56>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DOS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DOS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DOS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DOS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DOS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DOS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DOS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DOS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DOS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DOS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DOS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DOS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DOS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DOS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DOS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DOS N<7>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CKE<3..2>
MEM_B_CNTRL1	MEM_37S	MEM_CTRL	MEM B CKE<1>
MEM_B_CNTRL0	MEM_37S	MEM_CTRL	MEM B CKE<0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B CS L<3..0>
MEM_B_CNTRL	MEM_37S	MEM_CTRL	MEM B ODT<3..1>
MEM_B_CNTRL0	MEM_37S	MEM_CTRL	MEM B ODT<0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..7>
MEM_B_CMD6	MEM_40S	MEM_CMD	MEM B A<6>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<5..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_50S	MEM_B_DQ_BYTE0	MEM B DQ<7..0>
MEM_B_DQ_BYTE1	MEM_50S	MEM_B_DQ_BYTE1	MEM B DQ<15..8>
MEM_B_DQ_BYTE2	MEM_50S	MEM_B_DQ_BYTE2	MEM B DQ<23..16>
MEM_B_DQ_BYTE3	MEM_50S	MEM_B_DQ_BYTE3	MEM B DQ<31..24>
MEM_B_DQ_BYTE4	MEM_50S	MEM_B_DQ_BYTE4	MEM B DQ<39..32>
MEM_B_DQ_BYTE5	MEM_50S	MEM_B_DQ_BYTE5	MEM B DQ<47..40>
MEM_B_DQ_BYTE6	MEM_50S	MEM_B_DQ_BYTE6	MEM B DQ<55..48>
MEM_B_DQ_BYTE7	MEM_50S	MEM_B_DQ_BYTE7	MEM B DQ<63..56>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DOS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DOS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DOS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DOS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DOS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DOS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DOS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DOS N<7>

SYNC MASTER=D2 KRPLER SYNC DATE=01/13/2012

Apple Inc.

051-9589

4.18.0

101 OF 132

90 OF 99

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_DISPLAYPORT	001, 004, 009, 010, 011	=4:1_SPACING	?	PCH_DISPLAYPORT	TOP, BOTTOM	=4:1_SPACING	?
LVDS	001, 004, 009, 010, 011	=4:1_SPACING	?	LVDS	TOP, BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	001, 004, 009, 010, 011	=5:1_SPACING	?	SATA	TOP, BOTTOM	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	001, 004, 009, 010, 011	=4:1_SPACING	?	USB	TOP, BOTTOM	=4:1_SPACING	?
USB_RBIAIS	*	15 MIL	?				

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	001, 004, 009, 010, 011	=5:1_SPACING	?	USB3	TOP, BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
			LVDS IG A CLK P	9 18
			LVDS IG A CLK N	9 18
			LVDS IG A DATA P<2..0>	9 18
			LVDS IG A DATA N<2..0>	9 18
			LVDS IG A DATA P<3>	9 18
			LVDS IG A DATA N<3>	9 18
			LVDS IG B DATA P<2..0>	9 18
			LVDS IG B DATA N<2..0>	9 18
			SATA HDD R2D C P	17 39
			SATA HDD R2D C N	17 39
			SATA HDD D2R P	17 39
			SATA HDD D2R N	17 39
			SATA SSD D2R MUX OUT P	39
			SATA SSD D2R MUX OUT N	39
			SATA SSD R2D MUX IN P	39
			SATA SSD R2D MUX IN N	39
			SATA SSD D2R P	39
			SATA SSD D2R N	39
			SATA SSD R2D P	39
			SATA SSD R2D N	39
			SATA HDD R2D UP P	39
			SATA HDD R2D UP N	39
			SATA ODD R2D C P	9 17
			SATA ODD R2D C N	9 17
			SATA ODD R2D P	9 17
			SATA ODD R2D N	9 17
			SATA ODD D2R P	9 17
			SATA ODD D2R N	9 17
			SATA ODD D2R UP P	9 17
			SATA ODD D2R UP N	9 17
			PCH SATA3 ICOMP	17
			PCH SATA ICOMP	17
			USB EXTB_XHCI P	19 26
			USB EXTB_XHCI N	19 26
			USB EXTB_EHCI P	19 26
			USB EXTB_EHCI N	19 26
			USB HUB UP P	19 26
			USB HUB UP N	19 26
			USB EXTA P	19 40
			USB EXTA N	19 40
			USB EXTB P	7 26 38
			USB EXTB N	7 26 38
			USB EXTC P	9 19
			USB EXTC N	9 19
			USB CAMERA CONN P	7 34
			USB CAMERA CONN N	7 34
			USB BT P	9 34
			USB BT N	9 34
			USB BT CONN P	7 34
			USB BT CONN N	7 34
			USB BT WAKE P	34
			USB BT WAKE N	34
			USB TPAD P	9 49
			USB TPAD N	9 49
			USB SMC P	9 41
			USB SMC N	9 41
			PCH USB RBIAIS	19
			USB EXT_D_XHCI P	19 26
			USB EXT_D_XHCI N	19 26
			USB EXTA MUXED P	40
			USB EXTA MUXED N	40
			USB CAMERA P	19 34
			USB CAMERA N	19 34
			USB LTI P	40
			USB LTI N	40
			USB3 EXTB_TX P	19 38
			USB3 EXTB_TX N	19 38
			USB3 EXTB_RX P	7 19 38
			USB3 EXTB_RX N	7 19 38
			USB3 EXTC_TX P	9 19
			USB3 EXTC_TX N	9 19
			USB3 EXTC_RX P	9 19
			USB3 EXTC_RX N	9 19
			USB3 EXTA_TX P	19 40
			USB3 EXTA_TX N	19 40
			USB3 EXTA_RX P	19 40
			USB3 EXTA_RX N	19 40

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
			SYSCLK_CLK32K_RTC	17 25
			SYSCLK_CLK25M_SB	17 25
			SYSCLK_CLK25M_SB_R	17
			SYSCLK_CLK25M_ENET	17
			SYSCLK_CLK25M_ENET_R	17
			SYSCLK_CLK25M_TBT	25 35
			SYSCLK_CLK25M_TBT_R	35

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	102 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	91 OF 99
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPI_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints like LPC_AD, LPC_FRAME_L, SMBUS_PCH_CLK, etc.

Metadata box containing: SYNC MASTER=D2 KEPLER, SYNC DATE=01/13/2012, PCH Constraints 2, Apple Inc. logo, DRAWING NUMBER 051-9589, REVISION 4.18.0, and a notice of proprietary property.

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2X_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
TBTDP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
TBTDP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5X_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7X_DIELECTRIC	?

NOTE: Thunderbolt high-speed nets are NOT directly assigned to TBTDP_*D physical rules.
 TABLE_PHYSICAL_ASSIGNMENT symbols must be used to create the assignments.
 Proper differential impedance depends on mDP connector used.
 For 514-0637: R2D nets (SMT pins) = 80D, D2R nets (TH pins) = 100D

SOURCE: Bill Cornelius's Thunderbolt Routing Notes

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
TBT_A_E2D	TBTTP_85n	TBTTP		TBT A E2D C P<1..0> 7 35 84
TBT_A_E2D	TBTTP_85n	TBTTP		TBT A E2D C N<1..0> 7 35 84
TBT_A_E2D	TBTTP_85n	TBTTP		TBT A E2D P<1..0> 7 84
TBT_A_E2D	TBTTP_85n	TBTTP		TBT A E2D N<1..0> 7 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT		DP TBTPA ML C P<3..1:2> 35 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT		DP TBTPA ML C N<3..1:2> 35 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT		DP TBTPA ML P<3..1:2> 84
DP_TBTPA_ML	DP_85n	DISPLAYPORT		DP TBTPA ML N<3..1:2> 84
DP_A_LSX_ML	DP_85n	DISPLAYPORT		DP A LSX ML P<1> 84
DP_A_LSX_ML	DP_85n	DISPLAYPORT		DP A LSX ML N<1> 84
TBT_A_D2R	TBTTP_85n	TBTTP		TBT A D2R C P<1..0> 7 84
TBT_A_D2R	TBTTP_85n	TBTTP		TBT A D2R C N<1..0> 7 84
TBT_A_D2R	TBTTP_85n	TBTTP		TBT A D2R P<1..0> 7 35 84
TBT_A_D2R	TBTTP_85n	TBTTP		TBT A D2R N<1..0> 7 35 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT		DP TBTPA AUXCH C P 35 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT		DP TBTPA AUXCH C N 35 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT		DP TBTPA AUXCH P 84
TBT_A_AUXCH	DP_85n	DISPLAYPORT		DP TBTPA AUXCH N 84
DP_A_AUXCH_DDC	DP_85n	DISPLAYPORT		DP A AUXCH DDC P 84
DP_A_AUXCH_DDC	DP_85n	DISPLAYPORT		DP A AUXCH DDC N 84
TBT_A_D2R1_AUXDDC	TBTTP_85n	TBTTP		TBT A D2R1 AUXDDC P 84
TBT_A_D2R1_AUXDDC	TBTTP_85n	TBTTP		TBT A D2R1 AUXDDC N 84
TBT_B_E2D	TBTTP_85n	TBTTP		TBT B E2D C P<1..0> 7 35 85
TBT_B_E2D	TBTTP_85n	TBTTP		TBT B E2D C N<1..0> 7 35 85
TBT_B_E2D	TBTTP_85n	TBTTP		TBT B E2D P<1..0> 7 85
TBT_B_E2D	TBTTP_85n	TBTTP		TBT B E2D N<1..0> 7 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT		DP TBTPB ML C P<3..1:2> 35 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT		DP TBTPB ML C N<3..1:2> 35 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT		DP TBTPB ML P<3..1:2> 85
DP_TBTPB_ML	DP_85n	DISPLAYPORT		DP TBTPB ML N<3..1:2> 85
DP_B_LSX_ML	DP_85n	DISPLAYPORT		DP B LSX ML P<1> 85
DP_B_LSX_ML	DP_85n	DISPLAYPORT		DP B LSX ML N<1> 85
TBT_B_D2R	TBTTP_85n	TBTTP		TBT B D2R C P<1..0> 7 85
TBT_B_D2R	TBTTP_85n	TBTTP		TBT B D2R C N<1..0> 7 85
TBT_B_D2R	TBTTP_85n	TBTTP		TBT B D2R P<1..0> 7 35 85
TBT_B_D2R	TBTTP_85n	TBTTP		TBT B D2R N<1..0> 7 35 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT		DP TBTPB AUXCH C P 35 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT		DP TBTPB AUXCH C N 35 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT		DP TBTPB AUXCH P 85
TBT_B_AUXCH	DP_85n	DISPLAYPORT		DP TBTPB AUXCH N 85
DP_B_AUXCH_DDC	DP_85n	DISPLAYPORT		DP B AUXCH DDC P 85
DP_B_AUXCH_DDC	DP_85n	DISPLAYPORT		DP B AUXCH DDC N 85
TBT_B_D2R1_AUXDDC	TBTTP_85n	TBTTP		TBT B D2R1 AUXDDC P 85
TBT_B_D2R1_AUXDDC	TBTTP_85n	TBTTP		TBT B D2R1 AUXDDC N 85

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
DP_TBTSRC_ML	DP_85n	DISPLAYPORT		DP TBTSRC ML C P<3..0> 7 35 85
DP_TBTSRC_ML	DP_85n	DISPLAYPORT		DP TBTSRC ML C N<3..0> 7 35 85
DP_TBTSRC_AUXCH	DP_85n	DISPLAYPORT		DP TBTSRC AUXCH C P 85
DP_TBTSRC_AUXCH	DP_85n	DISPLAYPORT		DP TBTSRC AUXCH C N 85
TBT_SPI_CLK	TBT_SPI_55S	TBT_SPI		TBT SPI CLK 35
TBT_SPI_MOSI	TBT_SPI_55S	TBT_SPI		TBT SPI MOSI 35
TBT_SPI_MISO	TBT_SPI_55S	TBT_SPI		TBT SPI MISO 35
TBT_SPI_CS_L	TBT_SPI_55S	TBT_SPI		TBT SPI CS L 35

Only used on hosts supporting Thunderbolt video-in

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
Thunderbolt Constraints			
Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		105 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		93 OF 99	
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2_S3_SCL	SMB_50G	2WR	SMBUS_SMC_2_S3_SCL	7 41 44
SMBUS_SMC_2_S3_SDA	SMB_50G	2WR	SMBUS_SMC_2_S3_SDA	7 41 44
SMBUS_SMC_1_S0_SCL	SMB_50G	2WR	SMBUS_SMC_1_S0_SCL	41 44
SMBUS_SMC_1_S0_SDA	SMB_50G	2WR	SMBUS_SMC_1_S0_SDA	41 44
SMBUS_SMC_0_S0_SCL	SMB_50G	2WR	SMBUS_SMC_0_S0_SCL	41 44
SMBUS_SMC_0_S0_SDA	SMB_50G	2WR	SMBUS_SMC_0_S0_SDA	41 44
SMBUS_SMC_5_SCL	SMB_50G	2WR	SMBUS_SMC_5_SCL	
SMBUS_SMC_5_SDA	SMB_50G	2WR	SMBUS_SMC_5_SDA	
SMBUS_SMC_3_SCL	SMB_50G	2WR	SMBUS_SMC_3_SCL	41 44
SMBUS_SMC_3_SDA	SMB_50G	2WR	SMBUS_SMC_3_SDA	41 44

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	61
	1TO1_DIFFPAIR		CHGR_CSI_N	61
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	61
	1TO1_DIFFPAIR		CHGR_CSO_N	61

D
C
B
A

D
C
B
A

SYNC MASTER=D2 KEPLER		SYNC DATE=01/13/2012	
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-9589	SIZE D
	REVISION	4.18.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	106 OF 132
		SHEET	94 OF 99

8 7 6 5 4 3 2 1

GDDR5 Frame Buffer Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR5_45R50SE, GDDR5_45SE, and GDDR5_80D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include GDDR5_CLK, GDDR5_CMD, GDDR5_DATA, and GDDR5_EDC.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D and HDMI_90D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT and HDMI.

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm. DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm. MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES. SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various signal nets like FB_A0_CLK, FB_A0_CMD, FB_A1_CLK, etc., with their respective constraints.

GDDR5 FB B Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various signal nets like FB_B0_CLK, FB_B0_CMD, FB_B1_CLK, etc., with their respective constraints.

MUXGFX & DP AUX MUX NET PROPERTIES

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various signal nets like DP_INT_ML_C, DP_INT_AUX_C, DP_INT_AUX_P, etc., with their respective constraints.

Kepler Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various signal nets like GPU_OSC_27M_XTALIN, GPU_OSC_27M_XTALOUT, GPU_OSC_27M_XTAL_BUFFEROUT, GPU_OSC_27M_S5IN, PEX_TSTCLK_O_P, PEX_TSTCLK_O_N, HDMI_EG_DATA_C, HDMI_EG_DATA_C_N, HDMI_EG_CLK_C_P, HDMI_EG_CLK_C_N.

GPU (Kepler) CONSTRAINTS. Apple Inc. DRAWING NUMBER: 051-9589. REVISION: 4.18.0. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE. 107 OF 132 SHEET 95 OF 99.

15" MBP BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

Table with 4 columns: BOARD LAYERS, BOARD AREAS, BOARD UNITS (MIL OR MM), ALLEGRO VERSION. Values include TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM; NO_TYPE, BGA; MM; 16.2

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for DEFAULT and STANDARD rules.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 55_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 50_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 45_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 40_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 37_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 27P4_OHM_SE rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 72_OHM_DIFF rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 80_OHM_DIFF rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 85_OHM_DIFF rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 90_OHM_DIFF rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 100_OHM_DIFF rule.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows for 100_DIFF_BGA rule.

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row for 1:1_DIFFPAIR rule.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Values include *, BGA, P072_SPACE.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Values include DEFAULT, STANDARD, BGA_P1MM, BGA_P2MM, P072_SPACE.

15" MBP Specific Net Properties

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various net types like AD01_ISENSE_P, AD01_ISENSE_N, CPUIMPV_ISEN0_P, etc.


Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal, Inner dielectric is 0.053 mm nominal.


Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Lists rules like 1:1_SPACING, 2:1_SPACING, 3:1_SPACING, 4:1_SPACING, 5:1_SPACING.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Lists dielectric rules like 1x_DIELECTRIC, 2x_DIELECTRIC, 3x_DIELECTRIC, 4x_DIELECTRIC, 5x_DIELECTRIC.

PCB Rule Definitions header with Apple Inc. logo, drawing number 051-9589, revision 4.18.0, and a notice of proprietary property.



SYMC MASTER=001_SEAN		SYMC_DATE=13/05/2015	
PAGE TITLE			
DEBUG SENSORS AND ADC		DRAWING NUMBER	SIZE
Apple Inc.		051-9589	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.18.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	130 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	98 OF 99
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680114	4	RES, WTL, F12M, 100K, 4, 1/16W, 0402, 060, LP	CD201, CD251, CD258		SENSOR_NONPROD:N

SMC12 SENSORS EXTENDED

Apple Inc.

DRAWING NUMBER: 051-9589
REVISION: 4.18.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 132 OF 132
SHEET: 99 OF 99