P611: MXM-III, G3-128, 256/512MB, 128-bit, 8/16Mx32 DDR-3
LVDS, DVI_A, DVI_B, TV_OUT, VGA

Table of Contents
Page 1: Overview
Page 2: PCI EXPRESS Interface
Page 3: Frame Buffer A GPU
Page 4: Frame Buffer A Memories Rank0
Page 5: Frame Buffer A Memories Rank1
Page 6: Frame Buffer C GPU
Page 7: Frame Buffer C Memories Rank0
Page 8: Frame Buffer C Memories Rank1
Page 9: Frame Buffer Physical Constrains
Page 10: DACs, Clock-Generation
Page 11: LVDS / TMS8 Interface GPU
Page 12: MXM Connector IO-Section
Page 13: GPIO Thermal Sensor Chip
Page 14: Spread Spectrum, BIOS/ HDCP ROM
Page 15: MIOA, MIOD
Page 16: NVDIO Supply
Page 17: FEVDDQ, PEAXV2, PLLVDD Supply
Page 18: Straps

HISTORY:
A00: INITIAL VERSION
Frame Buffer C GPU
FrameBuffer Net Rules
LVDS / TMDS Interface

Loading options for IFFAB outputs:
- Option #1: IFFAB outputs are set to DVI-D.
- Option #2: IFFAB dynamically outputs to LVDS or DVI-C.

Load for option #2.
MXM Connector IO-Section

Place these components so that the signal loading on the DVI CLks is equal between the diff pair.

EDD Protection for exposed Gates
SPREAD SPECTRUM CLOCK

I2C ADDRESS: 0xD4H

ROM Interface