
SMBUS ADD:1101 001X
BUS FREQUENCE SELECT
U36
CY28548ZXCT
TSSOP64_0D5_6D1
PCB
PX1 MB
PCB
0:Normal mode
1:No Overclocking
FSC BSEL2 | FSB BSEL1 | FSA BSEL0 | HOST Clock frequency
0 | 0 | 1 | 133MHz
1 | 0 | 1 | 100MHz
0 | 1 | 1 | 166MHz 使用
THD
THREAD
HADS
Page Name CK505M
Size A3
Project Name PX1
Rev VerA
Date: Monday, January 11, 2010 Sheet 1 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD


+V3.3S 1,2,3,6,7,8,9,10,11,12,13,14,15,16,21,22,23,24,25,27
+V1.05S 1,2,3,8,10,12,14,21,22,23
+V1.5S 9,10,11,12,13,16,21,22,23
+V0.89S 20,23
+V1.8 4,6,20,22,23,24
+VCC_CORE 22,25
+V1.8S 24
U55E
PINEVIEW_M
REV = 1.1
CPU
GFX/MCH
DDR
POWER
LVDS
EXP/CRT/PLL
DMI
5 OF 6
PNV_22MM_REV1P10
U55F
6 OF 6
PNV_22MM_REV1P10
VCCA_DMI
VCCSENSE
VSSSENSE
FB12 600ohm@100MHz,1.5A FB0805
FB13 600ohm@100MHz,1.5A FB0805
ICTP
THREAD HADS
Page Name PINEVIEW
Project Name PX1
Size A2
Rev VerA
Date: Monday, January 11, 2010 Sheet 5 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD


+V0.9S 20,23
+V1.8 4,5,20,22,23,24
+V3.3S 1,2,3,5,7,8,9,10,11,12,13,14,15,16,21,22,23,24,25,27
DIM1
DDR2 RVS 5.2
DDR200RVS_5D2
SO-DIMM 0
DDRII
1010 000x
close to DDR pin
每4个电阻两个0.1UF电容
Layout note:电容靠近DDR slot VDD PIN
THD
THREAD
HADS
Page Name DDRII SODIMM0
Size A3
Project Name PX1
Rev VerA
Date: Monday, January 11, 2010
Sheet 6 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD

High : Enable
Low : Disable



CLOSE TO INTCON





SPWG Require LCDVDD rising time is 0.5-10ms,1-10ms is better

Remove +V5S_LED, R208/Q14/R171/R3/Q13/C292/C275
R751/R752/R753/R754







Remove discharge circuit, PQ98/PQ99/C517/R735/C734



Remove +V5AL_CAM, R213/Q16/R204/R737/Q15

THD Thread Technology Co.,Ltd	THREAD HADS	
Page Name	LVDS	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 7 of 30	



THD Thread Technology Co.,Ltd	THREAD HADS	
Page Name	ICH8	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 10 of 30	

+V3.3S 1,2,3,5,6,7,8,9,10,12,13,14,15,16,21,22,23,24,25,27
+V3.3AL 7,8,9,10,12,15,16,17,18,19,20,22,24,25,26,27
+V1.5S 5,9,10,12,13,16,21,22,23

+DATA4
-DATA4
D15 ESDPAD_R0603 EGA10603V05A1-B ns
D16 ESDPAD_R0603 EGA10603V05A1-B ns

+V3.3S
+V3.3AL
R283 0 R0603 ns
R284 0 R0603
R285 0 R0603
+V3.3S_PCIE
+V3.3AL_PCIE
+V1.5S
MPCIE1 MiniPCIE MINIPCIE_L
+3.3V0 +3.3V1 +3.3VAUX +1.5V0 +1.5V1 +1.5V2

Keep USB2.0 Signal stub short

R288 0 R0402
R289 0 R0402
CHK1 90Ω/100MHz 0.5A L4 0805 ns
9 MINICARD_USB_PN4
9 MINICARD_USB_PP4
-DATA4
+DATA4
USB_D-
USB_D+

1 CLK_PCIE_EXPCARD#
1 CLK_PCIE_EXPCARD
REFCLK-
REFCLK+

9 PCIE_TXN1_SLOT
9 PCIE_TXP1_SLOT
PETN0
PETP0

9 PCIE_RXN1_SLOT
9 PCIE_RXP1_SLOT
PERN0
PERP0

ICTP ns T33
ICTP ns T30
RESERVED0
RESERVED1

+V3.3AL
R296 0 R0603
R295 0 R0603
RESERVED_PCIE0
RESERVED_PCIE1
RESERVED_PCIE2
RESERVED_PCIE3
RESERVED_PCIE4
RESERVED_PCIE5
RESERVED_PCIE6
RESERVED_PCIE7

1 CLK_debugPCI
R319 0 R0402

PCIE mini Card

GND0 GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10 GND11 GND12 GND13 GND18

LED_WPAN#
LED_WLAN#
LED_WWAN#
ICTP ns T31
ICTP ns T32
Wireless_LED# 16

PERST#
WAKE#
CLKREQ#
minicard_Wake# R290 0 R0402 ns
minicard_CLKREQ# R299 0 R0402 ns
BUF_PLT_RST# 3,8,15,16,27
PCIE_WAKE# 8,15,27
PCIE_CLKREQ# 1

SMB_DATA
SMB_CLK
R292 0 R0402 ns
R291 0 R0402 ns
SMB_DATA_S 1,6,8
SMB_CLK_S 1,6,8

+V3.3AL
CHANNEL_CLK
CHANNEL_DATA
R0402 10K R300
RESERVED_DISABLE
R297 0 R0402
HW_RATIO_OFF# 15

RESERVED_SIM0
RESERVED_SIM1
RESERVED_SIM2
RESERVED_SIM3
RESERVED_SIM4
R298 0 R0402
R301 0 R0402
R310 0 R0402
R313 0 R0402
R317 0 R0402
LPC_AD0 8,15
LPC_AD1 8,15
LPC_AD2 8,15
LPC_AD3 8,15
LPC_FRAME# 8,15

+V3.3S +V3.3AL +V3.3AL
R286 10K R0402 ns
R287 10K R0402 ns
R318 10K R0402 ns
minicard_CLKREQ#
minicard_Wake#
Wireless_LED#

DEBUG1 FPC10 1.0mm FPC10_1p0rt
+V3.3S
8,15 LPC_AD0
8,15 LPC_AD1
8,15 LPC_AD2
8,15 LPC_AD3
8,15 LPC_FRAME#
3,8,15,16,27 BUF_PLT_RST#
1 CLK_debugPCI
LPC_AD0
LPC_AD1
LPC_AD2
LPC_AD3
LPC_FRAME#
PLTRST#

+V1.5S
C247 10uF/6.3V,X5R C0805
C248 0.1uF/25V,Y5V C0402
C249 0.1uF/25V,Y5V C0402
C250 0.1uF/25V,Y5V C0402
C251 0.1uF/25V,Y5V C0402

+V3.3S_PCIE
C243 10uF/6.3V,X5R C0805
C244 0.1uF/25V,Y5V C0402

+V3.3AL_PCIE
C245 10uF/6.3V,X5R C0805
C246 0.1uF/25V,Y5V C0402

THD Thread Technology Co.,Ltd
THREAD
HADS
Page Name MINIPCIE
Size A3
Project Name PX1
Rev VerA
Date: Monday, January 11, 2010 Sheet 11 of 30


+V3.3S 1,2,3,5,6,7,8,9,10,11,13,14,15,16,21,22,23,24,25,27
+V5AL 7,10,14,16,19,20,21,22,24
+V3.3AL 7,8,9,10,11,15,16,17,18,19,20,22,24,25,26,27
+V5S 8,10,13,14,15,16,24,25
BATT+ 17,18,26
+V1.05S 1,2,3,5,8,10,14,21,22,23
+V1.5S 5,9,10,11,13,16,21,22,23
+V5S
+V3.3S
R324 0 BT
Q10 AO3415 BT
R336 0 R0805 BT
R333 ns 0 R0805
C229 1000pF/50V,X7R BT
R331 100K BT
R302 0 ns
BT_ON#
R322 1K BT
15 BT_PWRON
R277 1K BT
Q11 2N7002 SOT23 BT
R259 100K BT
BATT+
BT_CN1 WAFER 8P CNS8_1_r_w2b BT
C238 0.1uF/10V,X5R BT
R332 0 R0402 BT
R326 0 R0402 BT
CHK4 90Ω/100MHz 0.5A
L4_0805
BT_USB_PN5 9
BT_USB_PP5 9
T94 nsICTP
T9 nsICTP
T96 nsICTP
R323 0 BT BT_ON#
Billiton和CCOM的要求不一样
C234 1uF/25V,Y5V ns
+V5AL
AUD_+V5AL
S4 1.1A FUSE1812
C694 0.1uF/10V,X5R
VU3 UP7534AM5 SOT23_5
VOUT1VOUT2
GND
VIN
EN
R767 10K R0402
R768 10K R0402
AC2 100uF/10V,TAN ct6032 ns
USB2 USB USB_C107A3
HOLE0
HOLE1
HOLE2
HOLE3
VCC1
-DATA1
+DATA1
GND
C696 330pF/50V,X7R C0402
L4_0805 90Ω/100MHz 0.5A
CHK2
USB_PORT_PN5 9
USB_PORT_PP5 9
D32
D33
ESDPAD_R0603 EGA10603V05A1-B ns
R765 0 r0402
R766 0 r0402
H13
H14
H20
HOLE TH_335_295_120
GND
GND_BAT
C486 0.1uF/10V,X5R C0402
C487 0.1uF/10V,X5R C0402
C495 0.1uF/10V,X5R C0402
V22 V21 V24 V23 V25
V1 V2 V4 V5 V6 V7 V8 V9 V10
V11 V12 V13 V14 V15 V16 V17 V18 V19 V20
V26 V27 V28 V29
VIA
H1 H4 H5 H6 H8 H12
C494 C485 C482 C488 C492 C493 0.1uF/10V,X5R C0402
+V3.3AL
E3 E4 E5 E6 E9 E10 E11 E12 E13
EMI
H7 H9 H11 H17 H18
GND_DCJK
TH_256_118
FMK1 FMK2 FMK3 FMK4 FMK5 FMK6 FMK7 FMK8 FMK10
FMARKC
FMK11 FMK14 FMK15 FMK17 FMK18 FMK19 FMK20 FMK21 FMK22 FMK23
FD1 FD2 FD3 FD4 FD5 FD6 FD7 FD8 FD9 FD10 FD11 FD12
FMARKS
THD
THREAD
HADS
Page Name USB
Size A3
Project Name PX1
Rev VerA
Date: Monday, January 11, 2010
Sheet 12 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD


U27
TPA6017A2
SOP20_0D65_4D4G
AMP_OUT_R
AMP_OUT_L
GND_AUD
SHUTDOWN#
GAIN0
GAIN1
RIN-
RIN+
LIN+
BYPASS
LIN-
NC
SHDWN#
ROUT+
ROUT-
LOUT+
LOUT-
VDD
PVDD1
PVDD2
GND1
GND2
GND3
GND4
GND5
+INTSPR
-INTSPR
+INTSPL
-INTSPL
VCC5CDC
GAIN0 GAIN1 Av(inv)
0 0 6dB
0 1 10dB
1 0 15.6dB
1 1 21.6dB
INTSPK1
WAFER 4P R
CNS4_R
+V3.3S
+V1.5S
+V5S
1,2,3,5,6,7,8,9,10,11,12,14,15,16,21,22,23,24,25,27
8,10,12,14,15,16,24,25
5,9,10,11,12,16,21,22,23
FB20
600ohm@100MHz,1.5A
FB0805
Cross moat place
U26
ALC662GR
QFPS48_0D5_1D6
ALC662
GPIO0
GPIO1
REST#
BITCLK
SYNC
SDOUT
SDIN
PC-BEEP
JD1
LINE2-L
LINE2-R
MIC2-L
MIC2-R
CD-L
CD-R
MIC1-L
MIC1-R
LINE1-L
LINE1-R
FRONT-OUT-L
FRONT-OUT-R
LINE1-VREFO-R
VREF
MIC1-VREFO-L
LINE1-VREFO-L
MIC2-VREFO
LINE2-VREFO
MIC1-VREFO-R
DCVOL
JD2
CEN-OUT
LFE-OUT
SIDESURR-OUT-L
SIDESURR-OUT-R
SPDIFI/EAPD
SPDIFO
SURR-OUT-L
JDREF
SURR-OUT-R
HDA_RST#
HDA_BITCLK
HDA_SYNC
HDA_SDOUT
HDA_SDATA_IN0
BTL_BEEP
PC_BEEP
JACK_DET_A
JACK_DET_B
HP_JD
HP_L
HP_R
EXMIC1
INT_MIC_REF
SHUTDOWN#
AMP_SHDW
VerB:Change AUDIO Configer.
All of JD resistors should be placed as close as possible to the sense pin of codec.
MIC1
MIC
BZ_D6027
D19
EGA10603V05A1-B
ESDPAD_R0603
Q12
2N7002
SOT23
THD
THREAD
HADS
Page Name
ALC662
Size
A3
Project Name
PX1
Rev
VerA
Date: Monday, January 11, 2010
Sheet 13 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD



THD Thread Technology Co.,Ltd	THREAD HADS	
Page Name	OTP	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 14 of 30	


U41A
LM358
so8_50_150
+V3.3S 1,2,3,5,6,7,8,9,10,11,12,13,14,15,21,22,23,24,25,27
+V5S 8,10,12,13,14,15,24,25
+V3.3AL 7,8,9,10,11,12,15,17,18,19,20,22,24,25,26,27
+VDC 7,17,19,20,21,22,23,25,29
+V5AL 7,10,12,14,19,20,21,22,24
+V1.5S 5,9,10,11,12,13,21,22,23
+V5S
Q28
BCP69-16
SOT223
for lm358
R726 1K
R729 1K
R727 10 R0603
U41B LM358 so8_50_150
C510 0.1uF/25V,Y5V
C511 0.1uF/25V,Y5V
R728 5.11K,1%
R730 10K,1%
R731 4.7K R0402
R732 100K
R733 200K R0402
FAN_PWM
FAN_OUT
Vfan
C508 0.1uF/25V,Y5V
D31 1N4148WS SOD323
C509 10uF/6.3V,X5R C0805
CPUFAN1
WAFER 3P CNS3_R
FAN_FB
R723 10K
T98 ns ICTP
C512 4.7uF/10V,Y5V C0805
C513 0.1uF/25V,Y5V C0402
FAN1_V 15
FAN1_V=3.30V,Vfan=5V
FAN1_V=2.65V,Vfan=4V
FAN1_V=1.98V,Vfan=3V
+V3.3AL
POWERLED# R711 10K R0402
Green Color
R684 220 R0402 PWR+
POWER HSMG-C-170/G LED2_0805
POWERLED# 15
C470 C0402 0.1uF/25V,Y5V
TESD12 ns
EGA1-0603-V05 ESDPAD_R0603
PWR+
C476 1000pF/50V,X7R C0402
GND
PWR_SW1 TMG-534-V BUTTON4_S
SWVCC1
SWVCC2_SW
PR134 10K R0402
PR302 100K R0402
Isense_SYSN 17,20
PR272 20K R0402
PWRSW#
PWRSW# 15
PQ100 2N7002 SOT23
PR303 1M R0402
PC247 1000pF/50V,X7R C0402
PC178 C0402 1000pF/50V,X7R
PC248 1000pF/50V,X7R C0402
BZT52C5V6S-F/5.6 SOD323
PZ21
PD50 BAT54S SOT23
PWR_SW_VCC2
PWR_SW_VCC2 17
U45 AX993
VI VO EN VSET GND1 GND2 GND3 GND4
TP_CON1
FPC 12pin BOT cns12_0d5_ra1
TPDAT 15
TPCLK 15
WIRELESS_LED# 11
CHG_LED# 15
BTL_LED# 15
T100 nsICTP
T101 nsICTP
T102 nsICTP
T105 nsICTP
T106 nsICTP
T107 nsICTP
T108 nsICTP
USB_PORT_PP6 9
USB_PORT_PN6 9
MINICARD_USB_PN3 9
MINICARD_USB_PP3 9
KBCON2
FPC 28P BOT
CNS28_0D5_RA1
HW_RATIO_OFF2# 15
BUF_PLT_RST# 3,8,11,15,27
U47 A180 SOT23_A
for A21A
C499 0.1uF/10V,X5R C0402
C519 1000pF/50V,X7R C0402
ESD3 EGA10603V05A1-B ESDPAD_R0603
LIDR# 7,15
U42 A180 SOT23_A
C498 0.1uF/10V,X5R C0402
C518 1000pF/50V,X7R C0402
ESD2 EGA10603V05A1-B ESDPAD_R0603
H15 HOLE TH_335_295_120
H16 HOLE TH_335_295_120
H19 HOLE th_200_132_112
CAP HSMG-C-170/G LED2_0805
NUM HSMG-C-170/G LED2_0805
HDD HSMG-C-170/G LED2_0805
R679 220 R0402 CAP+
R681 220 R0402 NUM+
R678 220 R0402 IDE+
CAP_LED# 15
NUM_LED# 15
HDD_LED# 8
C483 1000pF/50V,X7R C0402
C481 1000pF/50V,X7R C0402
C484 1000pF/50V,X7R C0402
TESD13 ns
TESD14 ns
TESD8 ns
THD
THREAD
HADS
Page Name FAN/OUTPUT
Size A3
Project Name PX1
Rev VerA
Date: Monday, January 11, 2010
Sheet 16 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD



THD Thread Technology Co.,Ltd	THREAD HADS	
Page Name	AC_IN	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 17 of 30	



THD Thread Technology Co.,Ltd	THREAD HADS		
Page Name	BAT_IN		
Size A3	Project Name PX1		Rev VerA
Date: Monday, January 11, 2010	Sheet 18 of 30		



THD Thread Technology Co.,Ltd

THREAD	
HADS	
Page Name	POWER OF ALWAYS
Size C	Project Name PX1
Rev	VerA
Date: Monday, January 11, 2010	Sheet 19 of 30




+V1.8 4,5,6,20,22,23,24
+V1.05S 1,2,3,5,8,10,12,14,22,23
+VDC 7,17,19,20,22,23,25,29
+V3.3S 1,2,3,5,6,7,8,9,10,11,12,13,14,15,16,22,23,24,25,27
+V1.5S 5,9,10,11,12,13,16,22,23
+V5AL 7,10,12,14,16,19,20,22,24
+V5s 7,10,12,14,16,19,20,22,24
PU14
TPS51117RGY
PU13
TPS51117RGY
co-lay
500mA
3A
80130:increase OCP.
Vref=0.75V.
1_05_PWR_OK
1_5_PWR_OK
V1_05S_ON
V1_5S_ON_R
V1_05S1
V1_5S1
V1_5S2
CHIPPWROK 22,24
FOR 51117
uP7717
SOP8_1D27_4G
colay PC277
THD
THREAD
HADS
POWER OF CHIPSET
PX1
Monday, January 11, 2010
Sheet 21 of 30
PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD



THD
Thread Technology Co.,Ltd

THREAD
HADS

Page Name	CHIPSET_POWER	
Size A4	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 22 of 30	



THD
Thread Technology Co.,Ltd

THREAD
HADS

Page Name	DISCHARGE	
Size A4	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 23 of 30	



THD Thread Technology Co.,Ltd	THREAD	
	HADS	
Page Name	SYSTEM/VLED	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 24 of 30	



THD Thread Technology Co.,Ltd	THREAD HADS	
Page Name	VCORE	
Size A3	Project Name PX1	Rev VerA
Date: Monday, January 11, 2010	Sheet 25 of 30	



THD Thread Technology Co.,Ltd	THREAD HADS		
Page Name	CHARGE		
Size A	Project Name PX1		Rev VerA
Date: Monday, January 11, 2010	Sheet 26 of 30		

Power domain chart

		RTL8111C
AVDD33		3.3V
AVDD18		1.2V
EVDD18		1.2V
DVDD15		1.2V



R148 is only used for RTL8111C/8111D application. Keep R148 and remove R196 to enable Switching regulator. Keep R196 and remove R148 to disable switching regulator. For RTL8102E remove R148 and R196.

Note 1: The Trace length between L10 and 8111C(P)'s Pin 1 must be within 0.5 cm. C537 and C533 C534 to L10 must be within 0.5cm. Refer to Layout guide for more detail.

Note 2: The selection critereon of the power inductor L10 is explained in section 5 and 6 of RTL8111C Layout guide and Datasheet.



*C524/C525/C67/C491 are for U19 LVDD33 pins--16,37, 46 and 53.

* C489 and C490 are for RTL8111C/8111D AVDD33 pins--2 and 59.
RTL8102E uses only C489.



* C71/C72/C74 are for RTL8111C/8111D AVDD12 pins-- 8, 11 and 14.
RTL8102E does not require C71/C72/C74.

* C88 and C331 are for U19 EVDD12 pins, such as 22 and 28.
8102E's Pin28 requires both C88 and C331(0.1uF and 1uF).

**** VERY IMPORTANT ****
Change C331 to 1uF in the 8102E application.
Co-Layout C331/C679 near PIN28.

*8111C and 8111D's Pin58 is AVDD which connects to DVDD because AVDD and DVDD are connected together.

8111C/8111D uses only
C300/C315/C329/C297/C326/C332/C353. (Pins-21,32,38,43,49,52,58)
8102E use only C26,C27,C28, C29 and C32. (Pins-15,21,43,49, 58)

VerE:Add TVS Diode.

THD Thread Technology Co.,Ltd

THREAD	HADS
Page Name	LAN
Size C	Project Name PX1
Rev	VerA
Date: Monday, January 11, 2010	Sheet 27 of 30

CRT INTERFACE

Place close to VGA port

Cross moat place

150ohm电阻前走线阻抗50ohm
(From GPU to CONN)

150ohm电阻到S_VIDEO CONN
走线阻抗75ohm



BAV99 CHANGE TO BAT54s
HADS 071225

ESD:
NV suggest use +3.3V
Layout note:
1. +3.3V and GND Route >15mils trace width
2. No more than 75mils
3. ESD diode should no more than 10pf cap.

reserved ciucuit possibility to Cost down 1G125 follow design guide--0929

VGA CONNECTOR













Note: VGA 注意阻抗控制，否则易出现错误的TV/VGA monitor检测







Headphone Jack
INPUT:HEADPHONE/LINE-OUT
OUTPUT:FRONT L/R

used for enhancing Audio quality and ESD ability.





THD	THREAD
	HADS
Page Name	VGA/USB/AUDIO BOARD
Size A2	Project Name PX1
Rev	VerA
Date: Monday, January 11, 2010	Sheet 28 of 30



PROPERTY NOTE: this document contains information confidential and property to THD and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained with the expressed written consent of THD