

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# LINK

02/23/2004

| REV | ZONE | ECN    | DESCRIPTION OF CHANGE | CK APPD  | ENG APPD |
|-----|------|--------|-----------------------|----------|----------|
| 03  |      | 316008 | ENGINEERING RELEASED  | DATE     | DATE     |
|     |      |        |                       | 02/23/04 | ?        |

## EVT1

### BOM Option Table

630-4843  
630-4902

PCBA, LINK, Q51

| BOM Options       | STUFF    | NO STUFF |
|-------------------|----------|----------|
| DEVELOPMENT       | ✓        |          |
| GPU_SS            | ✓        |          |
| MPIC_NB           |          | ✓        |
| MPIC_SB           | ✓        |          |
| PATA_3V3_LOGIC    |          | ✓        |
| PATA_5V_LOGIC     | ✓        |          |
| PCI_64BIT         |          | ✓        |
| SMU_CPU_I2C       | ✓        |          |
| SMU_CPU_JTAG      |          | ✓        |
| THERM_1           | ✓        |          |
| THERM_1B          |          | ✓        |
| THERM_2           | ✓        |          |
| THERM_2B          |          | ✓        |
| THERM_3           | ✓        |          |
| THERM_3B          |          | ✓        |
| VESTA1V2_BURST    |          | ✓        |
| VESTA1V2_PULSE    |          | ✓        |
| VESTA_DS_ONLY_EN0 | ✓        |          |
| VESTA_PWR_CLASS_0 |          | ✓        |
| AGP_BUSYSSTOP     |          | ✓        |
| NO_SMU_I2C_D      |          | ✓        |
| EI_3TO1           | ✓        |          |
| CPU_PLL_MEDIUM    | ✓        |          |
| CPU_AVDD_2V8      | ✓        |          |
| SB_HT_200M        |          | ✓        |
| M11CSP64          | 630-4843 |          |
| M11CSP128         | 630-4902 |          |
| INT_TMDS          | ✓        |          |
| EXT_TMDS          |          | ✓        |

| Module | Page                | Contents                         | Sync                         |          |
|--------|---------------------|----------------------------------|------------------------------|----------|
| TOP    | 1                   | Table of Contents                | N/A                          |          |
|        | 2                   | System Block Diagram             | N/A                          |          |
|        | 3                   | Power Block Diagram              | N/A                          |          |
|        | 4                   | Revision Notes                   | N/A                          |          |
|        | 5                   | Power & Signal Aliases           | (Link)                       |          |
|        | 6                   | Functional Test Properties       | N/A                          |          |
|        | 7                   | System Power Connectors          | (Nimitz)                     |          |
|        | 8                   | Battery Charger                  | (Link)                       |          |
|        | 9                   | 1.8V / 1.5V/ 1.2V Regulators     | (Link)                       |          |
|        | 10                  | 3.3V / 5V Regulators             | (Link)                       |          |
|        | 11                  | 2.5V / NB Vcore / PMU Regulators | (Link)                       |          |
|        | 12                  | Vesta Power / Misc               | (Fizzy)                      |          |
|        | 13                  | System Management Unit (SMU)     | (smu_real)                   |          |
|        | 14                  | Power Sequencing Connections     | (Link)                       |          |
|        | 15                  | Thermal Sensor / Fans            | (Link)                       |          |
|        | 16                  | Misc Internal Connectors         | (Nimitz)                     |          |
|        | 17                  | Q51 Specific design/Connectors   | N/A                          |          |
|        | 18                  | I2C Connections                  | (Gila)                       |          |
|        | 19                  | LMU Support                      | (Nimitz)                     |          |
|        | 20                  | U3Lite Core                      | (Gila)                       |          |
|        | 21                  | Shasta Core                      | (Fizzy)                      |          |
|        | 22                  | U3Lite Misc                      | Gila                         |          |
|        | 23                  | Shasta Misc                      | (Fizzy)                      |          |
|        | 24                  | Pulsar Core                      | Gila                         |          |
|        | 25                  | Pulsar Clocks                    | Gila                         |          |
|        | Processor Interface | 26                               | U3Lite Processor Interface   | U3Lite   |
|        |                     | 27                               | PPC970 Processor Interface   | Gila     |
|        |                     | 28                               | PPC970 Pull-ups / Pull-downs | Gila     |
|        |                     | 29                               | PPC970 Core                  | Gila     |
|        |                     | 30                               | PPC970 Bypassing             | Gila     |
|        |                     | 31                               | CPU VCore Regulator          | (Link)   |
|        |                     | 32                               | CPU Temperature Monitoring   | (Gila)   |
|        | Main Memory         | 33                               | U3Lite Memory Interface      | U3Lite   |
|        |                     | 34                               | Memory Series Termination    | (Nimitz) |
|        |                     | 35                               | SO-DIMM Connectors           | (Nimitz) |

| Module          | Page | Contents                           | Sync           |
|-----------------|------|------------------------------------|----------------|
| Graphics        | 36   | U3Lite AGP Interface               | Gila           |
|                 | 37   | M10-CSP64 AGP Interface            | (Nimitz)       |
|                 | 38   | GPU VCore Regulator                | (Link)         |
|                 | 39   | M10-CSP64 Core                     | (Nimitz)       |
|                 | 40   | M10-CSP64 Misc Power               | (Nimitz)       |
|                 | 41   | TMDS Terminations                  | (Nimitz)       |
|                 | 42   | Video Connectors                   | (Nimitz)       |
| Hyper-Transport | 43   | U3Lite HyperTransport Interface    | U3Lite         |
|                 | 44   | Shasta HyperTransport Interface    | Fizzy          |
|                 | 45   | South Bridge PCI Interface         | (Fizzy)        |
| PCI             | 46   | BootROM                            | Fizzy          |
|                 | 47   | AirPort Extreme Connector          | (Fizzy/Nimitz) |
|                 | 48   | USB2 Controller PCI Interface      | Fizzy          |
|                 | 49   | CardBus Controller & Connector     | Fizzy          |
|                 | 50   | South Bridge Disk Interfaces       | (Fizzy)        |
| Disk            | 51   | Serial ATA to Parallel ATA Bridge  | (Fizzy)        |
|                 | 52   | UATA/PATA Connectors               | (Fizzy)        |
| Ethernet        | 53   | South Bridge Ethernet              | (Fizzy)        |
|                 | 54   | Vesta Ethernet                     | (Fizzy)        |
| FireWire        | 55   | Ethernet Magnetics & Connector     | (Fizzy/Nimitz) |
|                 | 56   | South Bridge Firewire              | (Fizzy)        |
| USB             | 57   | Vesta FireWire                     | (Fizzy)        |
|                 | 58   | FireWire Ports                     | (Fizzy/Nimitz) |
| Modem           | 59   | USB Interfaces                     | Fizzy          |
|                 | 60   | Modem Interface                    | (Fizzy)        |
| Audio           | 61   | Audio Interface                    | (Fizzy)        |
|                 | 62   | End of Modules Placeholder         | (Fizzy)        |
| CRef            | 63   | Signal Cross Reference (1 of 2)    | N/A            |
|                 | 64   | Signal Cross Reference (2 of 2)    | N/A            |
|                 | 65   | Component Cross Reference (1 of 2) | N/A            |
|                 | 66   | Component Cross Reference (2 of 2) | N/A            |

### Module Components

| PART#    | QTY | DESCRIPTION                           | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------------|-------------------------|----------|------------|
| 337S2835 | 1   | IC, PPC970, 1.8GHz, 1.1V, 80C, 25W    | 576CBGA U2900           | CRITICAL |            |
| 343S0284 | 1   | IC, U3LITE, V1.1, 300MM, PBGA         | U3                      | CRITICAL |            |
| 343S0283 | 1   | IC, ASIC, SHASTA, V1.1, 484BALL, PBGA | U2300                   | CRITICAL |            |
| 338S0154 | 1   | IC, ATI, M11-CSP64, NO HEATSPREADER   | U4900                   | CRITICAL | M11CSP64   |
| 338S0158 | 1   | IC, ATI, M11-CSP128, NO HEATSPREADER  | U4900                   | CRITICAL | M11CSP128  |
| 343S0288 | 1   | IC, ASIC, VESTA, V1.1                 | U8600                   | CRITICAL |            |
| 341S1340 | 1   | BOOTROM, PROTO, Q51                   | U7500                   | CRITICAL |            |
| 341S1394 | 1   | SMU, PROTO, Q51                       | U1300                   | CRITICAL |            |

### Alternates Components

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS               |
|-------------|---------------------------|------------|---------|------------------------|
| 343S0282    | 343S0284                  |            | U3      | U3L, V1.1, 200MM, PBGA |

### Schematic / PCB #'s

| PART#    | QTY | DESCRIPTION      | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|------------------|-------------------------|------------|
| 051-6532 | 1   | SCHEM, LINK, Q51 | SCH1                    |            |
| 820-1573 | 1   | PCBF, LINK, Q51  | PCB1                    |            |

DIMENSIONS ARE IN MILLIMETERS

XX : \_\_\_\_\_

X.XX : \_\_\_\_\_

X.XXX : \_\_\_\_\_

ANGLES : \_\_\_\_\_

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

|          |           |
|----------|-----------|
| DRAPFER  | DESIGN CK |
| ENG APPD | MFG APPD  |
| QA APPD  | DESIGNER  |
| RELEASE  | SCALE     |
|          | NONE      |

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE


## SCHEM, LINK, Q51

DRAWING NUMBER 051-6532 REV. 03

SHT 1 OF 103

DRAWING  
TITLE=LINK  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 18:35:53 2004


# SYSTEM BLOCK DIAGRAM



## SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 2    | 103            |      |



|        |        |        |
|--------|--------|--------|
| Cell 1 | Cell 2 | Cell 3 |
| Cell 4 | Cell 5 | Cell 6 |
| Cell 7 | Cell 8 | Cell 9 |

3S3P Prismatic Battery Pack

\_DRAWING\_ TITLE=LINK ABBREV=DRAWING LAST\_MODIFIED=Mon Feb 23 18:35:54 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | D 051-6532     | 03   |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 3              | 103  |

# Revision Notes

1/14/04  
 1) moved Q3001-Q3004, D3001, D3002, R3044, R3046, R3048, R3070, R3050, R3052, R3054 from Page 27 to page 16 to allow sync with Gila  
 2) moved AGP Vref (R4802, R4803, C4818) circuit to M11 specific page (49)  
 3) changed R2191 to pulldown on SYS\_LED  
 4) sync with Gila \*\*  
 1/20/04  
 4) added 10 mil MIN LINE WIDTH and MIN NECK WIDTH to BKFD\_PROT\_EN\_L  
 5) changed MIN LINE WIDTH of PPSV4 CHRG LDO to 10 MILS  
 6) moved J790 (backup battery/R USB connector) to page 18 for syncing with Logic  
 7) moved C1600 (BT/USB connector) to page 18 for syncing with Logic  
 8) moved C860-C863 (Bus hold-up caps) to page 19 for syncing with Logic  
 9) moved Z79900-Z79903 (EMI vias) to page 18 for syncing with Logic  
 10) moved SPS00-SP505 and SP900 to (speaker wire clips) to page 18 for syncing with Logic  
 11) moved R2500-Z2505, Z7310, and Z7311 (plated screw holes) to page 18 for syncing with Logic  
 12) moved B510 to page 18 for syncing with Logic  
 13) moved J2130 (trackpad connector) to page 18 for syncing with Logic  
 14) changed C2150 to 20K  
 15) added 10 mil MIN LINE WIDTH and MIN NECK WIDTH to KBDLED\_ANODE and KBDLED\_RETURN  
 16) changed C2115 to R2116 (3.32K 1% 402) to divide ALS output to 2.5V  
 17) sync with Logic \*\*\*  
 2/2/04  
 1) changed PCI from shasta to PCI SB to allow desktops to insert series R's  
 2) added pg 73 to alias PCI SB nets back to PCI to reconnect  
 3) changed R2150 to 8.25 to reduce LED drive current to 20mA  
 4) changed Q2113 to second FET in Q5909  
 5) changed SMU\_ADAPTER\_ID to SMU\_ONEWIRE  
 6) added R1620 and R1621 to divide ALS output down to 2.5V  
 7) added alias from TP\_SATA\_CLK25M to SATA\_CLK25M  
 2/3/04  
 1) changed PPVOCORE\_RUN\_CPU connection to KW592 to \_PP1V5\_RUN\_FET  
 2/6/04  
 2) changed C720 to 0.22uF  
 3) changed R800 and R810 to 1/2W 1206 10mohm  
 4) changed C1068 to NO STUFF  
 5) removed Q1117 and C1114  
 6) changed R1115 to 2.0uH IMLP5050CE (152S0152)  
 7) changed C1121 to 680PF 402  
 8) changed R1102 to 20K 1% 402  
 9) added MIN LINE WIDTH and MIN NECK WIDTH properties to CPUVOCORE\_CM\_N and CPUVOCORE\_CS\_N  
 10) added MIN LINE WIDTH and MIN NECK WIDTH properties to ALS1\_PHOTODIODE and ALS1\_OP\_IN  
 3/1/04  
 1) changed R5019 to 26.7K 1% to increase GPU Vcore current limit (rdar://3510721)  
 2) sync with Gila (045) to fix several power disconnects  
 3) added aliases on page 5 to set unused CFE, CS, and MUX controls back to TP  
 4) sync with Logic (043) to get DVO constraints  
 3/7/04  
 3) changed R3671 to 100K 0.1% to adjust the Tdiode range  
 4) changed R3672 to 10uF 20% 6.3V to adjust the Tdiode range  
 5) changed R3673 to 40.2K 0.1% to adjust the Tdiode range  
 6) changed R3674 to 10uF 20% 6.3V to adjust the Tdiode range  
 7) changed R3675 to 100K 0.1% to adjust the Tdiode range  
 8) changed R3676 to 10uF 20% 6.3V to adjust the Tdiode range  
 9) changed R3677 to 40.2K 0.1% to adjust the Tdiode range  
 10) mirrored P19020 and P19021 to fix layout  
 2/11/04  
 1) changed L970 to 152S0154 (10uH) to reduce size  
 2/12/04  
 4) removed 197S0703 as alternate for 197S0037 (25MHz Vesta crystal)  
 4) changed all references to SMU\_MANUAL\_RESET\_L to SMU\_RESET\_L  
 2/19/04  
 4) removed DC current limit circuit (U870 and associated discretes)  
 4) added BOMOPTION for 2.8V CPU Avdd LDO  
 5) changed R4800 to 2.2 ohm 603, C4811 to 1uF 402, and C4816 to 0.1uF 402 in U3Lite AGP Avdd filter.  
 5) changed R1610 (series R on SMU\_ONEWIRE\_OUTPUT) to 0 ohm  
 5) added R1611 (1K pullup to PP3V3\_ALL) on ADAPTER\_ID to power SMU\_ONEWIRE interface  
 5/23/04  
 1) changed C8160-C8160 (SATA AC coupling caps) to 0.01uF per Marvell recommendation  
 5) added NO\_TEST properties to CPUVOCORE\_GNDSENSE and CPUVOCORE\_SENSE

Preliminary

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 4              | 103  |


# Page Notes

Power aliases required by this page:  
N/A (Most aliases are on this page)


Signal aliases required by this page:  
N/A (Most aliases are on this page)

BOM options provided by this page:  
(NONE)


## AGP Signal Aliasing




## PCI Signal Aliasing




## USB Signal Aliasing




## SMU Signal Aliasing




## Test Point Aliasing




## PBUS PWR




## CPU/GPU Core PWR







## Graphic PWR




## More Test Point Aliasing







## \_PWRON PWR



## Chassis Grounds



## \_RUN PWR



## Power Connections

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 5    | 103            |      |


# FUNCTIONAL TEST POINTS

| 8   | 7  | 6   | 5  | 4   | 3  | 2   | 1 |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
|---|--|---|--|---|--|---|---|-----------------------|--|--|--|--------------------------------|--|--|--|--|--|--|--|--|--|--|--|--------------------------------|--|--|--|---|--|--|--|------|----------------|------|--|---|----------|----|--|-------|-----|----|--|------|---|-----|--|
| <p>Wireless Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;4&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;5&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;6&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;7&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;8&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;9&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;10&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;11&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;12&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;13&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;14&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;15&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;16&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;17&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;18&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;19&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;20&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;21&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;22&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;23&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;24&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;25&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;26&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;27&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;28&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;29&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;30&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_AD&lt;31&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_FRAME_L</p> <p>FUNC_TEST=TRUE<br/>PCI_TRDY_L</p> <p>FUNC_TEST=TRUE<br/>PCI_IRDY_L</p> <p>FUNC_TEST=TRUE<br/>PCI_DEVSEL_L</p> <p>FUNC_TEST=TRUE<br/>PCI_STOP_L</p> <p>FUNC_TEST=TRUE<br/>PCI_PAR</p> <p>FUNC_TEST=TRUE<br/>PCI_CBE_L&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_CBE_L&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_CBE_L&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_CBE_L&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>PCI_SLOTA_REQ_L</p> <p>FUNC_TEST=TRUE<br/>PCI_SLOTA_GNT_L</p> <p>FUNC_TEST=TRUE<br/>PCI_SLOTA_INT_L</p> <p>FUNC_TEST=TRUE<br/>PCI_SLOTA_IDSEL</p> <p>FUNC_TEST=TRUE<br/>PCI_CLK3M_AIRPORT</p> <p>FUNC_TEST=TRUE<br/>TP_AIRPORT_FME_L</p> <p>FUNC_TEST=TRUE<br/>TP_AIRPORT_RF_DISABLE</p> <p>FUNC_TEST=TRUE<br/>AIRPORT_CLKRUN_L_PD</p> <p>PP3V3_RUN</p> <p>GND x 4</p> | <p>DVI/VGA Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>TMDS_DN&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_DP&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_DN&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_DP&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_DN&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_DP&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>TMDS_CONN_CLEN</p> <p>FUNC_TEST=TRUE<br/>VGA_R</p> <p>FUNC_TEST=TRUE<br/>VGA_G</p> <p>FUNC_TEST=TRUE<br/>VGA_B</p> <p>FUNC_TEST=TRUE<br/>VGA_VSYNC</p> <p>FUNC_TEST=TRUE<br/>VGA_HSYNC</p> <p>FUNC_TEST=TRUE<br/>DVI_DDC_CLK_UP</p> <p>FUNC_TEST=TRUE<br/>DVI_DDC_DATA_UP</p> <p>FUNC_TEST=TRUE<br/>DVI_HPD_UP</p> <p>FUNC_TEST=TRUE<br/>PP5V_RUN_DDC</p> <p>FUNC_TEST=TRUE<br/>GND_CHASSIS_IO</p> <p>GND x 1</p> <p>LVDS Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>LVDS_L0N</p> <p>FUNC_TEST=TRUE<br/>LVDS_L0P</p> <p>FUNC_TEST=TRUE<br/>LVDS_L1N</p> <p>FUNC_TEST=TRUE<br/>LVDS_L1P</p> <p>FUNC_TEST=TRUE<br/>LVDS_L2N</p> <p>FUNC_TEST=TRUE<br/>LVDS_L2P</p> <p>FUNC_TEST=TRUE<br/>CLKLVDS_LN</p> <p>FUNC_TEST=TRUE<br/>CLKLVDS_LP</p> <p>FUNC_TEST=TRUE<br/>LVDS_U0N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U0P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U1N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U1P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U2N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U2P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U3N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U3P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U4N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U4P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U5N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U5P</p> <p>FUNC_TEST=TRUE<br/>LVDS_U6N</p> <p>FUNC_TEST=TRUE<br/>LVDS_U6P</p> <p>FUNC_TEST=TRUE<br/>CLKLVDS_UN</p> <p>FUNC_TEST=TRUE<br/>CLKLVDS_UP</p> <p>FUNC_TEST=TRUE<br/>LVDS_DDC_CLK</p> <p>FUNC_TEST=TRUE<br/>LVDS_DDC_DATA</p> <p>PP3V3_LCD</p> <p>GND_CHASSIS_LVDS</p> <p>2 x GND</p> <p>INVERTER Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>PPBUS_ALL_A</p> <p>FUNC_TEST=TRUE<br/>PP5V_INVERTER</p> <p>FUNC_TEST=TRUE<br/>BRIGHT_PWM</p> <p>1 x GND</p> | <p>S-Video Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>TV_GND1</p> <p>FUNC_TEST=TRUE<br/>TV_GND2</p> <p>FUNC_TEST=TRUE<br/>TV_C</p> <p>FUNC_TEST=TRUE<br/>TV_Y</p> <p>FUNC_TEST=TRUE<br/>TV_COMP</p> <p>PATA (SATA Bridge) Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;4&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;5&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;6&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;7&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;8&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;9&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;10&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;11&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;12&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;13&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;14&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DD&lt;15&gt;</p> <p>FUNC_TEST=TRUE<br/>PATA_DMAR0_R</p> <p>FUNC_TEST=TRUE<br/>PATA_DMACK_L</p> <p>FUNC_TEST=TRUE<br/>PATA_DACK0</p> <p>FUNC_TEST=TRUE<br/>PATA_DACK1</p> <p>FUNC_TEST=TRUE<br/>PATA_DACK2</p> <p>FUNC_TEST=TRUE<br/>PATA_CS0_L</p> <p>FUNC_TEST=TRUE<br/>PATA_CS1_L</p> <p>FUNC_TEST=TRUE<br/>PATA_RESET_L</p> <p>FUNC_TEST=TRUE<br/>PATA_RSTROBE_R</p> <p>FUNC_TEST=TRUE<br/>PATA_HSTROBE</p> <p>FUNC_TEST=TRUE<br/>PATA_STOP</p> <p>FUNC_TEST=TRUE<br/>PATA_INTRO_R</p> <p>PP5V_RUN_HD</p> <p>PPLOGIC_PATA</p> <p>GND x 5</p> <p>Battery Conn Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>PPBATT_ALL_F</p> <p>FUNC_TEST=TRUE<br/>I2C_SMU_E_SCL</p> <p>FUNC_TEST=TRUE<br/>I2C_SMU_E_SDA</p> <p>FUNC_TEST=TRUE<br/>BATT_DET_L</p> <p>FUNC_TEST=TRUE<br/>GND_BATT</p> <p>DC-in Connectors Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>PP18V5_ALL_DCIN</p> <p>GND x 3</p> | <p>UATA (Optical) Within 2" of connector</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;4&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;5&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;6&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;7&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;8&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;9&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;10&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;11&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;12&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;13&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;14&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DD&lt;15&gt;</p> <p>FUNC_TEST=TRUE<br/>UATA_DMAR0_R</p> <p>FUNC_TEST=TRUE<br/>UATA_DMACK_L</p> <p>FUNC_TEST=TRUE<br/>UATA_DACK0</p> <p>FUNC_TEST=TRUE<br/>UATA_DACK1</p> <p>FUNC_TEST=TRUE<br/>UATA_DACK2</p> <p>FUNC_TEST=TRUE<br/>UATA_CS0_L</p> <p>FUNC_TEST=TRUE<br/>UATA_CS1_L</p> <p>FUNC_TEST=TRUE<br/>UATA_RESET_L</p> <p>FUNC_TEST=TRUE<br/>UATA_RSTROBE_R</p> <p>FUNC_TEST=TRUE<br/>UATA_HSTROBE</p> <p>FUNC_TEST=TRUE<br/>UATA_STOP</p> <p>FUNC_TEST=TRUE<br/>UATA_INTRO_R</p> <p>PP5V_RUN</p> <p>GND x 5</p> <p>Trackpad Within 3" of connector</p> <p>FUNC_TEST=TRUE<br/>I2C_DS1775_SCL</p> <p>FUNC_TEST=TRUE<br/>I2C_DS1775_SDA</p> <p>FUNC_TEST=TRUE<br/>SYS_OVERTEMP_L</p> <p>FUNC_TEST=TRUE<br/>USB2_N&lt;4&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_P&lt;4&gt;</p> <p>FUNC_TEST=TRUE<br/>KBDLED_ANODE</p> <p>FUNC_TEST=TRUE<br/>KBDLED_RETURN</p> <p>FUNC_TEST=TRUE<br/>SYS_DOOR_AJAR</p> <p>FUNC_TEST=TRUE<br/>SYS_POWER_BUTTON_L</p> <p>FUNC_TEST=TRUE<br/>PP3V3_PWRON</p> <p>FUNC_TEST=TRUE<br/>PP3V3_ALL</p> <p>FUNC_TEST=TRUE<br/>PP3V3_RUN</p> | <p>Firewire B Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>FW_PORT1_TPA_P_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT1_TPA_N_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT1_TPB_P_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT1_TPB_N_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT1_AREF</p> <p>FUNC_TEST=TRUE<br/>GND_FW_PORT1_VG</p> <p>FUNC_TEST=TRUE<br/>PPFW_PORT1_VP</p> <p>Firewire A Within 1" of connector</p> <p>FUNC_TEST=TRUE<br/>FW_PORT2_TPA_P_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT2_TPA_N_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT2_TPB_P_FL</p> <p>FUNC_TEST=TRUE<br/>FW_PORT2_TPB_N_FL</p> <p>FUNC_TEST=TRUE<br/>PPFW_PORT2_VP</p> <p>FUNC_TEST=TRUE<br/>GND_FW_PORT2_VG</p> <p>Fan Connectors Within 2" of connector</p> <p>FUNC_TEST=TRUE<br/>FAN_RPM0</p> <p>FUNC_TEST=TRUE<br/>FAN_TACH0</p> <p>FUNC_TEST=TRUE<br/>FAN_RPM1</p> <p>FUNC_TEST=TRUE<br/>FAN_TACH1</p> <p>FUNC_TEST=TRUE<br/>PP5V_PWRON</p> <p>GND x 2 - one by each fan</p> <p>BT/USB Flex Within 2" of connector</p> <p>FUNC_TEST=TRUE<br/>USB2_N&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_P&lt;2&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_N&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_P&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_PWRNEN</p> <p>FUNC_TEST=TRUE<br/>ALSO_OUT</p> <p>FUNC_TEST=TRUE<br/>USB2_OC&lt;0&gt;</p> <p>FUNC_TEST=TRUE<br/>ALS_GAIN_BOOST</p> <p>FUNC_TEST=TRUE<br/>ADAPTER_ID</p> <p>PP3V3_PWRON x 1</p> <p>GND x 1</p> <p>Backup Battery/USB Flex Within 2" of connector</p> <p>FUNC_TEST=TRUE<br/>PPBUS_ALL_B</p> <p>FUNC_TEST=TRUE<br/>PPBUS_ALL_A</p> <p>FUNC_TEST=TRUE<br/>SYS_POWERUP</p> <p>FUNC_TEST=TRUE<br/>USB2_N&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_P&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_PWRNEN&lt;1&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_OC&lt;1&gt;</p> <p>PP5V_PWRON x 1</p> <p>GND x 1</p> | <p>Sound Connector Within 2" of connector</p> <p>FUNC_TEST=TRUE<br/>I2S0_DEV_TO_SB_DTI_F</p> <p>FUNC_TEST=TRUE<br/>I2S0_BITCLK_F</p> <p>FUNC_TEST=TRUE<br/>I2S0_MCLK_F</p> <p>FUNC_TEST=TRUE<br/>I2S0_SYNC_F</p> <p>FUNC_TEST=TRUE<br/>I2S0_SB_TO_DEV_DTO_F</p> <p>FUNC_TEST=TRUE<br/>I2S2_DEV_TO_SB_DTI_F</p> <p>FUNC_TEST=TRUE<br/>I2S2_BITCLK_F</p> <p>FUNC_TEST=TRUE<br/>I2S2_SYNC_F</p> <p>FUNC_TEST=TRUE<br/>AUDIO_GPIO_11</p> <p>FUNC_TEST=TRUE<br/>AUDIO_EXT_MCLK_SEL</p> <p>FUNC_TEST=TRUE<br/>AUDIO_LO_MUTE</p> <p>FUNC_TEST=TRUE<br/>AUDIO_SWR_MUTE_L</p> <p>FUNC_TEST=TRUE<br/>AUDIO_LO_DET_L</p> <p>FUNC_TEST=TRUE<br/>AUDIO_LI_DET_L</p> <p>FUNC_TEST=TRUE<br/>AUDIO_LI_OPTICAL_PLUG_L</p> <p>FUNC_TEST=TRUE<br/>I2S0_RESET_L_F</p> <p>FUNC_TEST=TRUE<br/>SLEEPLED_ANODE</p> <p>GND_AUDIO</p> <p>PP5V_PWRON_AUDIO</p> <p>PP3V3_PWRON_AUDIO</p> <p>GND x 2</p> <p>Modem Connector Within 3" of connector</p> <p>FUNC_TEST=TRUE<br/>I2S1_SB_TO_DEV_DTI</p> <p>FUNC_TEST=TRUE<br/>I2S1_BITCLK</p> <p>FUNC_TEST=TRUE<br/>I2S1_SYNC</p> <p>FUNC_TEST=TRUE<br/>I2S1_RESET_L</p> <p>FUNC_TEST=TRUE<br/>I2S1_MCLK</p> <p>FUNC_TEST=TRUE<br/>I2S1_DEV_TO_SB_DTI</p> <p>FUNC_TEST=TRUE<br/>USB2_N&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>USB2_P&lt;3&gt;</p> <p>FUNC_TEST=TRUE<br/>MODEM_RING2SYS_L</p> <p>UDASH_SDOWN</p> <p>FUNC_TEST=TRUE<br/>I2C_SB_SCL</p> <p>FUNC_TEST=TRUE<br/>I2C_SB_SDA</p> <p>PP3V3_PWRON x 1</p> <p>GND x 1</p> | <p>ROM Control Within 2" of U7500</p> <p>FUNC_TEST=TRUE<br/>ROM_ONBOARD_CS_L</p> <p>FUNC_TEST=TRUE<br/>ROM_OE_L</p> <p>FUNC_TEST=TRUE<br/>ROM_CS_L</p> <p>FUNC_TEST=TRUE<br/>ROM_WE_L</p> <p>MISC</p> <p>FUNC_TEST=TRUE<br/>JTAG_NB_TMS</p> <p>FUNC_TEST=TRUE<br/>JTAG_NB_TDI</p> <p>FUNC_TEST=TRUE<br/>JTAG_NB_TDO</p> <p>FUNC_TEST=TRUE<br/>JTAG_NB_TCK</p> <p>FUNC_TEST=TRUE<br/>JTAG_NB_TRST_L</p> <p>FUNC_TEST=TRUE<br/>JTAG_SB_TMS</p> <p>FUNC_TEST=TRUE<br/>JTAG_SB_TDI</p> <p>FUNC_TEST=TRUE<br/>JTAG_SB_TDO</p> <p>FUNC_TEST=TRUE<br/>JTAG_SB_TCK</p> <p>FUNC_TEST=TRUE<br/>JTAG_SB_TRST_L</p> <p>FUNC_TEST=TRUE<br/>JTAG_VESTA_TMS</p> <p>FUNC_TEST=TRUE<br/>JTAG_VESTA_TDI</p> <p>FUNC_TEST=TRUE<br/>JTAG_VESTA_TDO</p> <p>FUNC_TEST=TRUE<br/>JTAG_VESTA_TCK</p> <p>FUNC_TEST=TRUE<br/>JTAG_VESTA_TRST_L</p> <p>FUNC_TEST=TRUE<br/>SLEEPLED_ANODE</p> <p>GND_AUDIO</p> <p>PP5V_PWRON_AUDIO</p> <p>PP3V3_PWRON_AUDIO</p> <p>GND x 2</p> |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| <table border="1"> <thead> <tr> <th colspan="4">Functional Testpoints</th> </tr> <tr> <th colspan="4">NOTICE OF PROPRIETARY PROPERTY</th> </tr> <tr> <td colspan="4">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td> </tr> <tr> <td colspan="4">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td> </tr> <tr> <td colspan="4">II NOT TO REPRODUCE OR COPY IT</td> </tr> <tr> <td colspan="4">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td> </tr> </thead> <tbody> <tr> <td>SIZE</td> <td>DRAWING NUMBER</td> <td colspan="2">REV.</td> </tr> <tr> <td>D</td> <td>051-6532</td> <td colspan="2">03</td> </tr> <tr> <td>SCALE</td> <td>SHT</td> <td>OF</td> <td></td> </tr> <tr> <td>NONE</td> <td>6</td> <td>103</td> <td></td> </tr> </tbody> </table>  |  |   |  |   |  |   |   | Functional Testpoints |  |  |  | NOTICE OF PROPRIETARY PROPERTY |  |  |  | THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |  |  |  | I TO MAINTAIN THE DOCUMENT IN CONFIDENCE |  |  |  | II NOT TO REPRODUCE OR COPY IT |  |  |  | III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART |  |  |  | SIZE | DRAWING NUMBER | REV. |  | D | 051-6532 | 03 |  | SCALE | SHT | OF |  | NONE | 6 | 103 |  |
| Functional Testpoints   |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| NOTICE OF PROPRIETARY PROPERTY  |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| II NOT TO REPRODUCE OR COPY IT  |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART   |  |   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| SIZE  | DRAWING NUMBER   | REV.  |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| D   | 051-6532   | 03  |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| SCALE   | SHT  | OF  |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |
| NONE  | 6  | 103   |  |   |  |   |   |                       |  |  |  |                                |  |  |  |  |  |  |  |  |  |  |  |                                |  |  |  |   |  |  |  |      |                |      |  |   |          |    |  |       |     |    |  |      |   |     |  |


## DC Power Input

(DC-In jack and associated circuit are on separate board)

## DC Inrush Limiter



## Main Battery Connector



Place L759 as close to J750 as possible

## Power Connectors


### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-6532       | 03       |
| SCALE               | NONE | SHT            | 7 OF 103 |

# DC-IN Input Current Limiter


Place U800 and U870 near R800




# Battery Switch-over Circuit

## Battery Charge Path

Battery charge FET is open when not charging



# SMBus Battery Charger



When AC is disconnected, P-channel FETs turn on  
RC time is 480K \* 10uF @ 3.3V  
When AC is connected, P-channel  
FETs are quickly turned off (diode)


# SMBus Battery Charger

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-6532       | 03       |
| SCALE               | NONE | SHT            | 8 OF 103 |



# 1.8V/1.5V/1.2V MAIN SUPPLIES




## 1.8V/1.5V Supplies

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-6532       | 03   |
| SCALE               | SHEET |                | OF   |
| NONE                | 9     |                | 103  |

# 3.3V/5V MAIN SUPPLY




5V START TO TURN ON -12.5MS AFTER DCDC\_EN\_L  
 3V START TO TURN ON -25MS AFTER DCDC\_EN\_L  
 DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 10 OF 103 |

# 2.5V/NBVCORE MAIN SUPPLIES



**2.5V/NBVCORE/PMU SUPPLIES**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | D 051-6532     | 03   |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 11             | 103  |


# Page Notes

Power aliases required by this page:  
 - \_PPBUS\_FW (system supply for bus power)  
 - \_PP12V\_RUN\_FW (backup PHY power)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - VESTA1V2\_BURST / VESTA1V2\_PULSE  
 Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.


## Port Power Switch




Enables port power when machine is running or when asleep on AC.

## Ethernet LowPwr


Ethernet portion in low power mode whenever port power is disabled. (Repeater mode on portables)





## 3.3V Regulator




## 2.5V LDO



## 1.2V Regulator



## VESTA MISC



Master: Link

## Vesta Core / Misc

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 12   | 103            |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| SMU_CLK10M_XTAL           | 15 MIL SPACING   | SMU_CLK10M_XIN    |
|                           | 15 MIL SPACING   | SMU_CLK10M_XOUT   |
|                           | 15 MIL SPACING   | SMU_CLK10M_XOUT_R |
| RTC_CLK32K_XTAL           | 15 MIL SPACING   | RTC_CLK32K_X1     |
|                           | 15 MIL SPACING   | RTC_CLK32K_X2     |

### Page Notes

Power aliases required by this page:  
 - PP3V3\_ALL\_SMU  
 - PP3V3\_ALL\_RTC  
 - PP3V3\_PWRON\_SMU  
 - PPVREF\_SMU (SMU AVCC or 2.5V reference)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


NOTE: CPU current/voltage monitoring (CPU\_SENSE\_I/CPU\_SENSE\_V) requires 100K/10uF RC filter at SMU pins. Caps should connect to GND SMU AVSS. SMU\_VREF should be same signal or reference used by monitoring circuit, but be aware that this will affect other analog inputs such as AC adapter ID.

NOTE: All analog inputs to SMU should have a 100pF capacitor to the SMU AVSS signal (GND\_SMU\_AVSS). None of those capacitors are provided on this page.


NOTE: Some primary and alternate functions require pull-ups that are not provided on this page. Please review the latest SMU specification to ensure missing pull-ups are provided on another page.

NOTE: Pinout matches SMU pinout v1.51.


### System Management Unit



### Real Time Clock



### SMU Pull-ups / pull-down



P

### Alternate Functions


| Portable |                     | Consumer |                | Tower & Server |    |
|----------|---------------------|----------|----------------|----------------|----|
| Port     |                     | Port     |                | Port           |    |
| 13       | FAN_RPM3            | 0.4      | ALSO_OUT       | 6              | 17 |
| 13       | FAN_RPM4            | 0.5      | ALS1_OUT       | 6              | 19 |
| 13       | FAN_RPM5            | 0.6      | ALS_GAIN_BOOST | 6              | 17 |
| 13       | SYS_POWERFAIL_L     | 1.5      | SMU_ACIN       | 7              | 12 |
| 13       | SYS_DRIVE_BAY_INT_L | 1.6      | SMU_BATT_DET_L | 7              | 12 |
| 13       | SYS_DOOR_AJAR_L     | 1.7      | SYS_LID_OPEN   | 17             |    |
| 13       | FAN_PWM8            | 7.6      | SYS_KBDLED     | 19             |    |
| 13       | FAN_TACH3           | 2.5      | SYS_LED_RED    |                |    |
| 13       | FAN_TACH4           | 2.6      | SYS_LED_GREEN  |                |    |
| 13       | FAN_TACH5           | 2.7      | SYS_LED_BLUE   |                |    |
| 13       | CPU_VID<0>          | 6.0      | FAN_TACH6      |                |    |
| 13       | CPU_VID<1>          | 6.1      | FAN_TACH7      |                |    |
| 13       | CPU_VID<2>          | 6.2      | FAN_TACH8      |                |    |
| 13       | I2C_SMU_CPU_SDA_IN  | 7.2      | FAN_PWM6       |                |    |
| 13       | I2C_SMU_CPU_SCL_IN  | 7.4      | FAN_PWM7       |                |    |

Master: Link

### System Management Unit

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |        |
|---------------------|------|----------------|--------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.   |
|                     | D    | 051-6532       | 03     |
| SCALE               | SHT  | 13             | OF 103 |
| NONE                |      |                |        |



POWER-UP  
SLEEP  
WAKE  
SHUT-DOWN

Primary

**Power Sequencing**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 14 OF 103 |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |              |
|---------------------------|------------------|-------------------|--------------|
|                           | THERM            | MAX1989_D1        | MAX1989_D1_P |
|                           | THERM            | MAX1989_D1        | MAX1989_D1_N |
|                           | THERM            | MAX1989_D2        | MAX1989_D2_P |
|                           | THERM            | MAX1989_D2        | MAX1989_D2_N |
|                           | THERM            | MAX1989_D3        | MAX1989_D3_P |
|                           | THERM            | MAX1989_D3        | MAX1989_D3_N |
|                           | THERM            | MAX1989_D4        | MAX1989_D4_P |
|                           | THERM            | MAX1989_D4        | MAX1989_D4_N |
|                           | THERM            | THERM_1           | THERM_1_P    |
|                           | THERM            | THERM_1           | THERM_1_N    |
|                           | THERM            | THERM_2           | THERM_2_P    |
|                           | THERM            | THERM_2           | THERM_2_N    |
|                           | THERM            | THERM_3           | THERM_3_P    |
|                           | THERM            | THERM_3           | THERM_3_N    |
|                           | THERM            | THERM_1B          | THERM_1B_P   |
|                           | THERM            | THERM_1B          | THERM_1B_N   |
|                           | THERM            | THERM_2B          | THERM_2B_P   |
|                           | THERM            | THERM_2B          | THERM_2B_N   |
|                           | THERM            | THERM_3B          | THERM_3B_P   |
|                           | THERM            | THERM_3B          | THERM_3B_N   |

### MAX1989 Thermal Sensor





### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PWRON\_THERM  
 - \_PP5V\_PWRON\_FAN


Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - THERM\_x / THERM\_xB  
 Selects between primary and backup thermal sensors for each of the available remote sensor locations.




### Sensor Selection

First 3 MAX1668 inputs can connect to two different sensors. These resistors should be close to MAX1668, minimizing stubs.



### Remote Temperature Sensors

Place each cap close to associated transistor



### Thermal Sensor / Fans

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 15 OF 103 |

### SMU Download / Serial Debug Connector


SCC same pins have pinout as modem connector to allow serial debug flex to use either connector



### Debug "Buttons"



### Debug LEDs



### INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  |                | OF   |
| NONE                | 16   |                | 103  |




BlueTooth / Left USB Flex Connector




PPBUS Hold-Up Caps




For EMI around ENET magnetic




Speaker Clips




CPU Heat Sink Graphic Heat Sink Right I/O area



USB Trackpad Connector



Backup Battery / Right USB Flex Connector



\_PPBUSB\_BBATT is both an input and an output for backup battery circuit. \_PPBUSA\_BBATT is an output only.

Q51 Specific connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             | 103  |
| NONE                | 18   |                |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR    |                           |
|---------------------------|------------------|----------------------|---------------------------|
| I2C_SMU_A_OUT             | I2C              | I2C_SMU_A_OUT        | I2C_SMU_A_SCL_OUT 13 18   |
| I2C_SMU_A_OUT             | I2C              | I2C_SMU_A_OUT        | I2C_SMU_A_SDA_OUT 13 18   |
| I2C_SMU_A_IN              | I2C              | I2C_SMU_A_IN         | I2C_SMU_A_SCL_IN 13 18    |
| I2C_SMU_A_IN              | I2C              | I2C_SMU_A_IN         | I2C_SMU_A_SDA_IN 13 18    |
| I2C_SMU_CPU_OUT           | I2C              | I2C_SMU_CPU_OUT      | I2C_SMU_CPU_SCL_OUT 13 18 |
| I2C_SMU_CPU_OUT           | I2C              | I2C_SMU_CPU_OUT      | I2C_SMU_CPU_SDA_OUT 13 18 |
| I2C_SMU_CPU_IN            | I2C              | I2C_SMU_CPU_IN       | I2C_SMU_CPU_SCL_IN 13 18  |
| I2C_SMU_CPU_IN            | I2C              | I2C_SMU_CPU_IN       | I2C_SMU_CPU_SDA_IN 13 18  |
| I2C_CPU_A_SCL             | I2C              | I2C_CPU_A_SCL        | I2C_CPU_A_SCL 18 27       |
| I2C_CPU_A_SDA             | I2C              | I2C_CPU_A_SDA        | I2C_CPU_A_SDA 18 27       |
| SMU_CPU_JTAG_OR_I2C       | I2C              | SMU_CPU_JTAG_OR_I2C  | SMU_CPU_JTAG_OR_I2C 18    |
| I2C_CPU_A_SDA_TO_SMU      | I2C              | I2C_CPU_A_SDA_TO_SMU | I2C_CPU_A_SDA_TO_SMU 18   |
| I2C_SMU_B                 | I2C              | I2C_SMU_B            | I2C_SMU_B_SCL 6 13 18     |
| I2C_SMU_B                 | I2C              | I2C_SMU_B            | I2C_SMU_B_SDA 6 13 18     |
| I2C_NB_B                  | I2C              | I2C_NB_B             | I2C_NB_B_SCL 18 22        |
| I2C_NB_B                  | I2C              | I2C_NB_B             | I2C_NB_B_SDA 18 22        |
| I2C_NB_C                  | I2C              | I2C_NB_C             | I2C_NB_C_SCL 18 22        |
| I2C_NB_C                  | I2C              | I2C_NB_C             | I2C_NB_C_SDA 18 22        |
| I2C_SB                    | I2C              | I2C_SB               | I2C_SB_SCL 6 18 23        |
| I2C_SB                    | I2C              | I2C_SB               | I2C_SB_SDA 6 18 23        |









### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

### U3 Lite I2C inversion



### I2C CONNECTIONS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 20 OF 103 |

### Ambient Light Sensor #1




### SMU / System Reset Button




Place R2115, R2116 and C2115 close to SMU

### Sleep LED Circuit



### Keyboard LED Driver



### SMU ALS/LEDs


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | 051-6532       | 03   |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 21             | 103  |

# Page Notes

Power aliases required by this page:  
 - \_FPVCORE\_PWRON\_NB  
 Signal aliases required by this page:  
 (NONE)  
 BOM options provided by this page:  
 (NONE)



Master: Link

## U3Lite Core Power

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=PIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:04:04 2004



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 22             | 103  |


# Page Notes

Power aliases required by this page:  
 - \_PPPCI164\_PWRON\_SB (to 5V or 3.3V)  
 - \_PPPCI32\_PWRON\_SB (to 5V or 3.3V)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB  
 - \_PPVCORE\_PWRON\_SB (1.2V)  
 NOTE: PCI pads use the VIO supply to meet different drive timing characteristics required by the PCI spec for 5V vs. 3.3V operation. Connect \_PPPCI32\_PWRON\_SB to appropriate PCI bus voltage and \_PPPCI164\_PWRON\_SB to same if 64-bit PCI, otherwise 3.3V.

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Power Sequencing:  
 Must power Shasta VCore rail before any other Shasta supplies.



Master: Link

## Shasta Core Power

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING  
 TITLE=PIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:04:08 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  |                | OF   |
| NONE                | 23   |                | 103  |



MASTER: GILA

## U3LITE MISC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | D 051-6532     | 03   |
| SCALE               |      | SHT            |      |
| NONE                |      | 24             | 103  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR  |
|---------------------------|------------------|--------------------|
| I2S0_TO_SB                |                  | I2S0_DEV_TO_SB DTI |
| I2S0_TO_DEV               |                  | I2S0_SB_TO_DEV DTO |
| I2S0_TO_DEV               | 10 MIL SPACING   | I2S0_MCLK          |
| I2S0_BIDIR                |                  | I2S0_BITCLK        |
| I2S0_BIDIR                |                  | I2S0_SYNC          |
| I2S1_TO_SB                |                  | I2S1_DEV_TO_SB DTI |
| I2S1_TO_DEV               |                  | I2S1_SB_TO_DEV DTO |
| I2S1_TO_DEV               | 10 MIL SPACING   | I2S1_MCLK          |
| I2S1_BIDIR                |                  | I2S1_BITCLK        |
| I2S1_BIDIR                |                  | I2S1_SYNC          |
| I2S2_TO_SB                |                  | I2S2_DEV_TO_SB DTI |
| I2S2_TO_DEV               |                  | I2S2_SB_TO_DEV DTO |
| I2S2_TO_DEV               | 10 MIL SPACING   | I2S2_MCLK          |
| I2S2_BIDIR                |                  | I2S2_BITCLK        |
| I2S2_BIDIR                |                  | I2S2_SYNC          |
| SB_CLK18M_XTAL            | 15 MIL SPACING   | SB_CLK18M_XTALI    |
| SB_CLK18M_XTAL            | 15 MIL SPACING   | SB_CLK18M_XTALO    |
| SB_CLK25M_ATA             | 15 MIL SPACING   | SB_CLK18M_XTALO_R  |
| SB_CLK25M_ATA             | 15 MIL SPACING   | SB_CLK25M_ATA      |



### Page Notes

Power aliases required by this page:  
 - PP3V3\_PCI  
 - PP3V3\_PWRON\_SB  
 - PP2V5\_PWRON\_SB  
 - PP1V2\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 - PCI\_64BIT  
 Configures Shasta for 64-bit PCI  
 NOTE: XGC required for Shasta GPIOs  
 - MPIC\_NB/MPIC\_SB  
 Selects whether NorthBridge or SouthBridge MPIC will be used for interrupt controller.

### NorthBridge / SouthBridge MPIC Routing



I2S1: Soft Modem  
 I2S2: S/P-DIF

PCI 32-bit select  
 1 = 32-bit PCI & GPIOs  
 0 = 64-bit PCI & XGC




**AUDIO GPIOs**  
 NOTE: It is the responsibility of the audio circuit to provide the necessary pull-ups & pull-downs.

Master: Link

### Shasta Serial / Misc

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |           |
|-------|----------------|-----------|
| SIZE  | DRAWING NUMBER | REV.      |
| D     | 051-6532       | 03        |
| SCALE | SHT            | 25 OF 103 |
| NONE  |                |           |



PINS G12, M12, H3, K1, L5, M9, A11, A9, A8, C5, B4, K10, H12, J11, M11, A1 CAN BE TURNED OFF IN SLEEP

402 CAPS NOT NEEDED IF 603 CAN BE PLACED CLOSE TO PULSAR

| PART#    | QTY | DESCRIPTION  | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------|-------------------------|------------|
| 359S0076 | 1   | PULSAR, FBGA | U2600                   |            |

MASTER: GILA


### PULSAR POWER

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | NONE | D 051-6532     | 03        |
|                     |      | SHT            | 26 OF 103 |





|       | ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|-------|---------------------------|-------------------|------------------|-------------------|
| 27 25 | EI_CPU_CLK_P              | EI_CPU_CLK        | CLOCKS           | EI_CPU_CLK        |
| 27 25 | EI_CPU_CLK_N              | EI_CPU_CLK        | CLOCKS           | EI_CPU_CLK        |
| 27 25 | EI_CPU1_CLK_P             | EI_CPU1_CLK       | CLOCKS           | EI_CPU1_CLK       |
| 27 25 | EI_CPU1_CLK_N             | EI_CPU1_CLK       | CLOCKS           | EI_CPU1_CLK       |
| 26 25 | EI_NB_CLK_P               | EI_NB_CLK         | CLOCKS           | EI_NB_CLK         |
| 26 25 | EI_NB_CLK_N               | EI_NB_CLK         | CLOCKS           | EI_NB_CLK         |
| 27 25 | EI_CPU_SYNC               | EI_SYNC           | CLOCKS           |                   |
| 26 25 | EI_NB_SYNC                |                   | CLOCKS           |                   |
| 26 25 | EI_CPU1_SYNC              | EI_CPU1_SYNC      | CLOCKS           |                   |
| 25 22 | VSP_NB_CLK_P              | VSP_NB_CLK        | CLOCKS           | VSP_NB_CLK        |
| 25 22 | VSP_NB_CLK_N              | VSP_NB_CLK        | CLOCKS           | VSP_NB_CLK        |
| 36 25 | AGP_CLK66M_NB             | AGP_NB_CLK        | CLOCKS           |                   |
| 37 25 | AGP_CLK66M_GPU            | AGP_GPU_CLK       | CLOCKS           |                   |
| 43 25 | HT_CLK66M_NB              | HT_NB_CLK         | CLOCKS           |                   |
| 44 25 | HT_CLK66M_SB              | HT_SB_CLK         | CLOCKS           |                   |
| 45 25 | PCI_CLK66M_SB_INT         | CLOCKS_PCI        | CLOCKS           |                   |
| 45 25 | PCI_CLK33M_SB_EXT         | CLOCKS_PCI        | CLOCKS           |                   |
| 25    | PLS_EXTCLK                | PLS_XTAL          | CLOCKS           |                   |

DIFFERENTIAL SIGNALS SHOULD HAVE 5 MIL SPACING TO EACH OTHER  
 ALL SPACING GROUPS SHOULD HAVE 15 MIL SPACING TO SIGNALS NOT IN THEIR GROUP

EI\_NB\_SYNC IS PART OF EI\_CPU\_SYNC TOPOLOGY

SYM 1 OF 2

OMIT  
**U2600**  
 PULSAR  
 FSBGA

|           |     |                     |        |  |
|-----------|-----|---------------------|--------|--|
| GPCLK33_0 | L4  | PCI_CLK_GP0_R       | CLOCKS |  |
| GPCLK33_1 | K4  | PCI_CLK_GP1_R       | CLOCKS |  |
| VCLKN     | A2  | VSP_NB_CLK_N_C      | CLOCKS |  |
| VCLKP     | B3  | VSP_NB_CLK_P_C      | CLOCKS |  |
| HCLKN_0   | B10 | EI_CPU_CLK_N_C      | CLOCKS |  |
| HCLKN_1   | C8  | EI_CPU1_CLK_N_P     | CLOCKS |  |
| HCLKN_2   | C4  | EI_NB_CLK_N_C       | CLOCKS |  |
| HCLKP_0   | A10 | EI_CPU_CLK_P_C      | CLOCKS |  |
| HCLKP_1   | B8  | EI_CPU1_CLK_P_R     | CLOCKS |  |
| HCLKP_2   | B5  | EI_NB_CLK_P_C       | CLOCKS |  |
| GPCLK25_0 | J3  | PLS_CLK_66M_0_R     | CLOCKS |  |
| GPCLK25_1 | J1  | PLS_CLK_66M_1_R     | CLOCKS |  |
| PCLK25_0  | K2  | HT_CLK66M_NB_R      | CLOCKS |  |
| PCLK25_1  | L1  | RAM_CLK66M_NB_R     | CLOCKS |  |
| PCLK3_0   | L5  | PCI_CLK66M_SB_INT_R | CLOCKS |  |
| PCLK33_1  | L6  | PCI_CLK_P1_R        | CLOCKS |  |
| PCLK33_2  | M7  | AGP_CLK66M_GPU_R    | CLOCKS |  |
| PCLK33_3  | L9  | PCI_CLK_P3_R        | CLOCKS |  |
| PCLK33_4  | M10 | PCI_CLK_P4_R        | CLOCKS |  |
| HTBEN_0   | K11 | CPU_HTBEN_R         | CLOCKS |  |
| HTBEN_1   | V12 | CPU_HTBEN_R         | CLOCKS |  |
| NSYNC     | F12 | EI_NB_SYNC_R        | CLOCKS |  |
| HSYNC_0   | J11 | EI_CPU_SYNC_R       | CLOCKS |  |
| HSYNC_1   | H11 | EI_CPU1_SYNC_R      | CLOCKS |  |
| REFCLK_0  | G2  | SB_CLK25M_ATA_R     | CLOCKS |  |
| REFCLK_1  | H1  | SATA_CLK25M_R       | CLOCKS |  |
| SLEWING+  | K9  | SLEWING_L_R         | CLOCKS |  |
| ERROR+    | M8  | CLOCK_ERROR_L       | CLOCKS |  |
| PCLK12    | L11 | HT_CLK66M_SB_R      | CLOCKS |  |
| PCLK15    | L10 | AGP_CLK66M_NB_R     | CLOCKS |  |

MASTER: GILA


## PULSAR CLOCKS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | 27 OF          | 103  |
| NONE                |      |                |      |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| EI_CPU_TO_NB_CLK_P        | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK  |
| EI_CPU_TO_NB_CLK_N        | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK  |
| EI_NB_TO_CPU_CLK_P        | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK  |
| EI_NB_TO_CPU_CLK_N        | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK  |
| EI_CPU_TO_NB_AD<0..43>    | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_AD   |
| EI_NB_TO_CPU_AD<0..43>    | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_AD   |
| EI_CPU_TO_NB_SR_P<0>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_CLK  |
| EI_CPU_TO_NB_SR_N<0>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_CLK  |
| EI_CPU_TO_NB_SR_P<1>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_CLK  |
| EI_CPU_TO_NB_SR_N<1>      | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_CLK  |
| EI_NB_TO_CPU_SR_P<0>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_CLK  |
| EI_NB_TO_CPU_SR_N<0>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_CLK  |
| EI_NB_TO_CPU_SR_P<1>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_CLK  |
| EI_NB_TO_CPU_SR_N<1>      | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_CLK  |

|                |                |                |                |                |                |                |                |                |                |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2847         | ZT2857         | ZT2867         | ZT2807         | ZT2817         | ZT2827         | ZT2837         | ZT2847         | ZT2857         | ZT2867         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2848         | ZT2858         | ZT2868         | ZT2808         | ZT2818         | ZT2828         | ZT2838         | ZT2848         | ZT2858         | ZT2868         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2849         | ZT2859         | ZT2869         | ZT2809         | ZT2819         | ZT2829         | ZT2839         | ZT2849         | ZT2859         | ZT2869         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2850         | ZT2860         | ZT2800         | ZT2810         | ZT2820         | ZT2830         | ZT2840         | ZT2850         | ZT2860         | ZT2800         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2851         | ZT2861         | ZT2801         | ZT2811         | ZT2821         | ZT2831         | ZT2841         | ZT2851         | ZT2861         | ZT2801         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2852         | ZT2862         | ZT2802         | ZT2812         | ZT2822         | ZT2832         | ZT2842         | ZT2852         | ZT2862         | ZT2802         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2853         | ZT2863         | ZT2803         | ZT2813         | ZT2823         | ZT2833         | ZT2843         | ZT2853         | ZT2863         | ZT2803         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2854         | ZT2864         | ZT2804         | ZT2814         | ZT2824         | ZT2834         | ZT2844         | ZT2854         | ZT2864         | ZT2804         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2855         | ZT2865         | ZT2805         | ZT2815         | ZT2825         | ZT2835         | ZT2845         | ZT2855         | ZT2865         | ZT2805         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |
| OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           | OMIT           |
| ZT2856         | ZT2866         | ZT2806         | ZT2816         | ZT2826         | ZT2836         | ZT2846         | ZT2856         | ZT2866         | ZT2806         |
| HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 | HOLE-VIA-20R10 |

**U3LITE APPLE PI**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | 28 OF 103      |      |
| NONE                |      |                |      |

D

C

B





A

D

C

B

A



### PROCESSOR LOGIC I/O

MASTER: GILA

**NEO APPLE PI**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | NONE | SHT            | OF   |
|                     |      | 29             | 103  |



SELECT PROCESSOR CLOCK MULTIPLIER. PROCESSOR CLOCK(MHZ)= SYSTCLOCK \* PLLMULT.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3034                   | EI_3T01    |
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3018                   | EI_2T01    |

SYSCLK \* 12  
SYSCLK \* 8

SELECT EI BUS DIVIDER. BUS DATA RATE(BPS)= (PROCESSOR CLOCK) / BUSCFG.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3028       | EI_2T01    |
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3026,R3012       | EI_3T01    |
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3024,R3010,R3028       | NOSTUFF    |
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3026,R3028       | NOSTUFF    |
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3026,R3012       | NOSTUFF    |
| 114S1103 | 3   | RES,1K OHM,1/16W,5%,0402 | R3008,R3010,R3028       | NOSTUFF    |

PROC / 2  
PROC / 3  
PROC / 4  
PROC / 6  
PROC / 8  
PROC / 12  
PROC / 16

SELECT ELASTIC MODE OR BYPASS.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|--------------------------|-------------------------|------------|
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3036                   |            |
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3020                   | NOSTUFF    |

BYPASS MODE

SELECT PLL FREQUENCY RANGE.

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION     |
|----------|-----|--------------------------|-------------------------|----------------|
| 114S1103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3030,R3032             | CPU_PLL_LOW    |
| 114S1103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3030,R3016             | CPU_PLL_HIGH   |
| 114S1103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3014,R3032             | CPU_PLL_MEDIUM |
| 114S1103 | 2   | RES,1K OHM,1/16W,5%,0402 | R3014,R3016             | NOSTUFF        |


RESERVED

| PART#    | QTY | DESCRIPTION              | REFERENCE DESIGNATOR(S) | BOM OPTION   |
|----------|-----|--------------------------|-------------------------|--------------|
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3022                   | AVPRESET OFF |
| 114S1103 | 1   | RES,1K OHM,1/16W,5%,0402 | R3038                   | AVPRESET ON  |

AVPRESET OFF  
AVPRESET ON

\* STUFF THESE ON Q45.

SYSTEM CONFIGURATION




MASTER: GILA

CPU STRAPS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6532       | 03   |
| SCALE               | SHT OF |                |      |
| NONE                | 30     |                | 103  |



|          | PART#    | QTY | DESCRIPTION        | REFERENCE DESIGNATOR(S) | BOM OPTION   |
|----------|----------|-----|--------------------|-------------------------|--------------|
| CRITICAL | 35380806 | 1   | VREG MM1572FN 2.6V | VR3100                  | CPU_AVDD_2V6 |
| CRITICAL | 35380807 | 1   | VREG MM1572FN 2.8V | VR3100                  | CPU_AVDD_2V8 |

MASTER: GILA

**CPU POWER AND BYPASS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6532       | 03   |
| SCALE               | SHT OF |                |      |
| NONE                | 31     |                | 103  |

PLACE ALL THESE PARTS VERY CLOSE TO U2900



32 31 29 27 5 PPVCORE\_CPU


MASTER: GILA


# PROC DECOUPLING

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|   |      |                |      |
|---|------|----------------|------|
|  APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|   | D    | 051-6532       | 03   |
| SCALE   | SHT  | OF             |      |
| NONE  | 32   | 103            |      |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| THERM                     | CPUVCORE_GNDS    | CPUVCORE_GNDS     |
| THERM                     | CPUVCORE_GNDS    | CPUVCORE_SNS      |
| THERM                     | CPUVCORE_CS      | CPUVCORE_CS_P     |
| THERM                     | CPUVCORE_CS      | CPUVCORE_CS_N     |
| THERM                     | CPUVCORE_CM      | CPUVCORE_CM_P     |
| THERM                     | CPUVCORE_CM      | CPUVCORE_CM_N     |

| SUS = GND |      |      |        |                    | SUS > 2.7V |      |      |        |                    |      |      |      |        |                    |      |      |      |        |                    |      |        |      |      |        |
|-----------|------|------|--------|--------------------|------------|------|------|--------|--------------------|------|------|------|--------|--------------------|------|------|------|--------|--------------------|------|--------|------|------|--------|
| VID2      | VID1 | VID0 | Output | VID4 = 0, VID3 = 0 | VID2       | VID1 | VID0 | Output | VID4 = 0, VID3 = 1 | VID2 | VID1 | VID0 | Output | VID4 = 1, VID3 = 0 | VID2 | VID1 | VID0 | Output | VID4 = 1, VID3 = 1 |      |        |      |      |        |
| 0         | 0    | 0    | 1.550V | 0                  | 0          | 0    | 0    | 1.350V | 0                  | 0    | 0    | 0    | 1.50V  | 0                  | 0    | 0    | 0    | 0.950V | GND                | GND  | 0.675V | OPEN | GND  | 0.875V |
| 0         | 0    | 1    | 1.525V | 0                  | 0          | 1    | 0    | 1.325V | 0                  | 0    | 1    | 0    | 1.125V | 0                  | 0    | 1    | 0    | 0.925V | GND                | REF  | 0.700V | OPEN | REF  | 0.900V |
| 0         | 1    | 0    | 1.500V | 0                  | 1          | 0    | 0    | 1.300V | 0                  | 1    | 0    | 0    | 1.100V | 0                  | 1    | 0    | 0    | 0.900V | GND                | OPEN | 0.725V | OPEN | OPEN | 0.925V |
| 0         | 1    | 1    | 1.475V | 0                  | 1          | 1    | 1    | 1.275V | 0                  | 1    | 1    | 1    | 1.075V | 0                  | 1    | 1    | 1    | 0.875V | GND                | VCC  | 0.750V | OPEN | VCC  | 0.950V |
| 1         | 0    | 0    | 1.450V | 1                  | 0          | 0    | 0    | 1.250V | 1                  | 0    | 0    | 0    | 1.050V | 1                  | 0    | 0    | 0    | 0.850V | REF                | GND  | 0.775V | VCC  | GND  | 0.975V |
| 1         | 0    | 1    | 1.425V | 1                  | 0          | 1    | 0    | 1.225V | 1                  | 0    | 1    | 0    | 1.025V | 1                  | 0    | 1    | 0    | 0.825V | REF                | REF  | 0.800V | VCC  | REF  | 1.000V |
| 1         | 1    | 0    | 1.400V | 1                  | 1          | 0    | 0    | 1.200V | 1                  | 1    | 0    | 0    | 1.000V | 1                  | 1    | 0    | 0    | 0.800V | REF                | OPEN | 0.825V | VCC  | OPEN | 1.025V |
| 1         | 1    | 1    | 1.375V | 1                  | 1          | 1    | 1    | 1.175V | 1                  | 1    | 1    | 1    | 0.975V | 1                  | 1    | 1    | 1    | SHDN   | REF                | VCC  | 0.850V | VCC  | VCC  | 1.050V |

**CPU VCore Regulator**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHEET          | OF   |
| NONE  | 33             | 103  |





### CPU Current Monitoring


Place close to CPU Power Supply

### CPU Thermal Diode Circuit

Place close to CPU




### CPU Voltage Monitoring



### SMU Voltage Reference

Place close to SMU



### CPU Temp Monitoring

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 36 OF 103 |





MASTER: GILA

## U3LITE MEMORY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | 37 OF 103      |      |
| NONE                |      |                |      |

# Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

NOTE: SO-DIMMs only use 2 of the 3 clocks provided for each DIMM module. Unused clocks renamed below.

|    |               |                |                |
|----|---------------|----------------|----------------|
| 33 | RAM_CLK_C_P_R | TP RAM_CLK_C_P | MAKE_BASE=TRUE |
| 33 | RAM_CLK_C_N_R | TP RAM_CLK_C_N | MAKE_BASE=TRUE |
| 33 | RAM_CLK_F_P_R | TP RAM_CLK_F_P | MAKE_BASE=TRUE |
| 33 | RAM_CLK_F_N_R | TP RAM_CLK_F_N | MAKE_BASE=TRUE |

No series termination on data signals

No series termination on strobe signals

Series Termination for Clock/Control Signals (RP38x0) is the same. BRAKs can be swapped if the 3rd number in reference designator (RP38x0) is the same.

D  
C  
B  
A

D  
C  
B  
A



CKE pulldowns to put RAM into self refresh during sleep

## Memory Series Term

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6532       | 03        |
| SCALE               | NONE | SHT            | 38 OF 103 |

# Page Notes

Power aliases required by this page:  
 - PP2V5\_PWRON\_DIMM  
 - PPSPD\_DIMM (2.5V - 3.3V)

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)

Slot "A"  
 Standard  
 Factory Slot


Slot "B"  
 Reversed  
 Customer Slot

## DDR VRef


One 0.1uF per connector



## DDR Bypass Caps (For return current) Slot "A"



## Slot "B"




## DDR SODIMM CONNS

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 40   | 103            |      |



DBIHI AND DBILO GROUPS WITH STROBE1 FOR CONSTRAINTS

DBI\_HI IS NOT A STROBE BUT SHARES THE SAME TOPOLOGY AS A STROBE

LEVEL SHIFTER FOR U3LITE  
AGP\_BUSY AND STOP ARE NOT USED IN ALL DESIGNS



MASTER: GILA

# U3LITE AGP


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | 48 OF 103      |      |
| NONE                |      |                |      |

**U3LITE AGP I/O REFERENCE**  
(PLACE CLOSE TO GPU AGP BALL)

**27MHz OSC**

(PLACE THE OSCILLATOR AND R4981 AND RR4982 CLOSE TO GPU PIN AJ29)



**CRITICAL**

|                   |      |         |      |                |    |
|-------------------|------|---------|------|----------------|----|
| 36 AGP_AD<31>     | AB30 | AD31    | N29  | AGP_AD_STBF<0> | 36 |
| 36 AGP_AD<30>     | AB27 | AD30    | W29  | AGP_AD_STBF<1> | 36 |
| 36 AGP_AD<29>     | AA29 | AD29    | M28  | AGP_AD_STBF<2> | 36 |
| 36 AGP_AD<28>     | AB28 | AD28    | Y29  | AGP_AD_STBF<3> | 36 |
| 36 AGP_AD<27>     | AA30 | AD27    | AG28 | AGP_BUSY L     | 36 |
| 36 AGP_AD<26>     | AA27 | AD26    | K30  | AGPREF         | 36 |
| 36 AGP_AD<25>     | Y30  | AD25    | K29  | GPU_AGP_TEST   | 36 |
| 36 AGP_AD<24>     | AA28 | AD24    | U25  | NB_AGP_GCDT L  | 36 |
| 36 AGP_AD<23>     | W30  | AD23    |      |                |    |
| 36 AGP_AD<22>     | W27  | AD22    |      |                |    |
| 36 AGP_AD<21>     | V30  | AD21    |      |                |    |
| 36 AGP_AD<20>     | V28  | AD20    |      |                |    |
| 36 AGP_AD<19>     | V29  | AD19    |      |                |    |
| 36 AGP_AD<18>     | V27  | AD18    |      |                |    |
| 36 AGP_AD<17>     | U30  | AD17    |      |                |    |
| 36 AGP_AD<16>     | U28  | AD16    |      |                |    |
| 36 AGP_AD<15>     | R27  | AD15    |      |                |    |
| 36 AGP_AD<14>     | R29  | AD14    |      |                |    |
| 36 AGP_AD<13>     | P30  | AD13    |      |                |    |
| 36 AGP_AD<12>     | P29  | AD12    |      |                |    |
| 36 AGP_AD<11>     | P27  | AD11    |      |                |    |
| 36 AGP_AD<10>     | P29  | AD10    |      |                |    |
| 36 AGP_AD<9>      | N28  | AD9     |      |                |    |
| 36 AGP_AD<8>      | N30  | AD8     |      |                |    |
| 36 AGP_AD<7>      | M30  | AD7     |      |                |    |
| 36 AGP_AD<6>      | M27  | AD6     |      |                |    |
| 36 AGP_AD<5>      | M29  | AD5     |      |                |    |
| 36 AGP_AD<4>      | L28  | AD4     |      |                |    |
| 36 AGP_AD<3>      | L30  | AD3     |      |                |    |
| 36 AGP_AD<2>      | L27  | AD2     |      |                |    |
| 36 AGP_AD<1>      | L29  | AD1     |      |                |    |
| 36 AGP_AD<0>      | K28  | AD0     |      |                |    |
| 36 AGP_CBE<3>     | W28  | CBEB3   |      |                |    |
| 36 AGP_CBE<2>     | U29  | CBEB2   |      |                |    |
| 36 AGP_CBE<1>     | R30  | CBEB1   |      |                |    |
| 36 AGP_CBE<0>     | N29  | CBEB0   |      |                |    |
| 36 AGP_CLK65M GPU | AG30 | PCICLK  |      |                |    |
| 36 AGP_FRAME      | U27  | FRAMEB  |      |                |    |
| 36 AGP_IRDY       | T30  | IRDYB   |      |                |    |
| 36 AGP_TRDY       | T28  | TRDYB   |      |                |    |
| 36 AGP_STOP       | T29  | STOPB   |      |                |    |
| 36 AGP_DEVSEL     | T29  | DEVSELB |      |                |    |
| 36 AGP_PAR        | R28  | PAR     |      |                |    |
| 36 AGP_REQ        | AF29 | REQB    |      |                |    |
| 36 AGP_GNT        | AF27 | GNTB    |      |                |    |
| 36 AGP_INT L      | AH29 | INTAB   |      |                |    |
| 36 GPU_RESET L R  | AH30 | RSTB    |      |                |    |
| 36 AGP_WBF        | AE27 | WBF     |      |                |    |
| 36 AGP_ATI_VREFG  | AK3  | VREFG   |      |                |    |
| 36 AGP_ATI_MVREF  | D8   | VREF    |      |                |    |




**M11 AGP INTERFACE**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |      |                |        |
|---------------------|-------|------|----------------|--------|
| APPLE COMPUTER INC. | SCALE | SIZE | DRAWING NUMBER | REV.   |
|                     | NONE  | D    | 051-6532       | 03     |
|                     |       | SHT  | 49             | OF 103 |



Changed R5050 from 30.1K to 37.4K to get 1.2V at the high input

When GPUVCORE CNTL L = 1,  $V_{out} = 1.0V$   
 $V_{out} = 2V * (R2 / (R1+R2)) = 1.0V$   
 When GPUVCORE CNTL L = 0,  $V_{out} = 1.2V$   
 $V_{out} = 2V * (Req / (R1+Req)) = 1.2V$   
 $Req = R3a + R3b$

PRELIMINARY

**GPU VCore Regulator**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 50             | 103  |



### Page Notes

Power aliases required by this page:  
PP1V5\_GPU\_AGP, PP3V3\_GPU, PPVCORE\_GPU

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



---

Net Spacing Type: LVDS


Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 10 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 250 mils

NOTE: Target differential impedance for LVDS data pairs is 100 ohms.

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
|                           | LVDS             | LVDS_I0           |
|                           | LVDS             | LVDS_I0P          |
|                           | LVDS             | LVDS_I0N          |
|                           | LVDS             | LVDS_I1           |
|                           | LVDS             | LVDS_I1P          |
|                           | LVDS             | LVDS_I1N          |
|                           | LVDS             | LVDS_I2           |
|                           | LVDS             | LVDS_I2P          |
|                           | LVDS             | LVDS_I2N          |
|                           | LVDS             | LVDS_LCLK         |
|                           | LVDS             | LVDS_LCLKP        |
|                           | LVDS             | LVDS_LCLKN        |
|                           | LVDS             | LVDS_U0           |
|                           | LVDS             | LVDS_U0P          |
|                           | LVDS             | LVDS_U0N          |
|                           | LVDS             | LVDS_U1           |
|                           | LVDS             | LVDS_U1P          |
|                           | LVDS             | LVDS_U1N          |
|                           | LVDS             | LVDS_U2           |
|                           | LVDS             | LVDS_U2P          |
|                           | LVDS             | LVDS_U2N          |
|                           | LVDS             | LVDS_UCLK         |
|                           | LVDS             | LVDS_UCLKP        |
|                           | LVDS             | LVDS_UCLKN        |
| GPU_DVO_DATA              | 8 MIL SPACING    | GPU_DVOD<0..19>   |
| GPU_DVO_DATA20            | 8 MIL SPACING    | GPU_DVOD<21..23>  |
| GPU_DVO_DATA              | 8 MIL SPACING    | GPU_DVO_HSYNC     |
| GPU_DVO_DATA              | 8 MIL SPACING    | GPU_DVO_VSYNC     |
| GPU_DVO_CTL               | 8 MIL SPACING    | GPU_DVO_DE        |
| GPU_DVO_CTL               | 8 MIL SPACING    | GPU_DVO_CLKP      |



M10 Power Shut down Sequencing




**M11 CORE PWR/LVDS/TMDS**  
NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | NONE | SHT            | OF   |
|                     |      | 51             | 103  |



**M11 POWER**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-6532       | 03   |
| SCALE               | SHEET | OF             |      |
| NONE                | 52    | 103            |      |



# Page Notes

Power aliases required by this page:  
(None)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Net Spacing Type: TMSD

Line To Line: 15 mils  
Length Tolerance: 50 mils  
Primary Max Sep: 10 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 250 mils

NOTE: Target differential impedance for TMSD data pairs is 100 ohms.

D

C

B


A

D

C

B

A



**INTERNAL TMSD TERMINATION**  
TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**ATI TMSD**

**EXTERNAL TMSD TERMINATION**  
TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | NONE | D 051-6532     | 03   |
|                     |      | SHEET          | OF   |
|                     |      | 57             | 103  |

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

DVI POWER SWITCH

D

C

B





A

D

C

B




A



LCD INTERFACE

INVERTER INTERFACE


S-VIDEO/COMP OUT INTERFACE



VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 59             | 103  |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| HT_NB_TO_SB_CLK_P         | HT_NB_TO_SB      | HT_NB_TO_SB_CLK   |
| HT_NB_TO_SB_CLK_N         | HT_NB_TO_SB      | HT_NB_TO_SB_CLK   |
| HT_NB_TO_SB_CTL_P         | HT_NB_TO_SB      | HT_NB_TO_SB_CTL   |
| HT_NB_TO_SB_CTL_N         | HT_NB_TO_SB      | HT_NB_TO_SB_CTL   |
| HT_NB_TO_SB_CAD_P<0>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD0  |
| HT_NB_TO_SB_CAD_N<0>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD0  |
| HT_NB_TO_SB_CAD_P<1>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD1  |
| HT_NB_TO_SB_CAD_N<1>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD1  |
| HT_NB_TO_SB_CAD_P<2>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD2  |
| HT_NB_TO_SB_CAD_N<2>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD2  |
| HT_NB_TO_SB_CAD_P<3>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD3  |
| HT_NB_TO_SB_CAD_N<3>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD3  |
| HT_NB_TO_SB_CAD_P<4>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD4  |
| HT_NB_TO_SB_CAD_N<4>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD4  |
| HT_NB_TO_SB_CAD_P<5>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD5  |
| HT_NB_TO_SB_CAD_N<5>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD5  |
| HT_NB_TO_SB_CAD_P<6>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD6  |
| HT_NB_TO_SB_CAD_N<6>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD6  |
| HT_NB_TO_SB_CAD_P<7>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD7  |
| HT_NB_TO_SB_CAD_N<7>      | HT_NB_TO_SB      | HT_NB_TO_SB_CAD7  |
| HT_SB_TO_NB_CLK_P         | HT_SB_TO_NB      | HT_SB_TO_NB_CLK   |
| HT_SB_TO_NB_CLK_N         | HT_SB_TO_NB      | HT_SB_TO_NB_CLK   |
| HT_SB_TO_NB_CTL_P         | HT_SB_TO_NB      | HT_SB_TO_NB_CTL   |
| HT_SB_TO_NB_CTL_N         | HT_SB_TO_NB      | HT_SB_TO_NB_CTL   |
| HT_SB_TO_NB_CAD_P<0>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD0  |
| HT_SB_TO_NB_CAD_N<0>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD0  |
| HT_SB_TO_NB_CAD_P<1>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD1  |
| HT_SB_TO_NB_CAD_N<1>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD1  |
| HT_SB_TO_NB_CAD_P<2>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD2  |
| HT_SB_TO_NB_CAD_N<2>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD2  |
| HT_SB_TO_NB_CAD_P<3>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD3  |
| HT_SB_TO_NB_CAD_N<3>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD3  |
| HT_SB_TO_NB_CAD_P<4>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD4  |
| HT_SB_TO_NB_CAD_N<4>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD4  |
| HT_SB_TO_NB_CAD_P<5>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD5  |
| HT_SB_TO_NB_CAD_N<5>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD5  |
| HT_SB_TO_NB_CAD_P<6>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD6  |
| HT_SB_TO_NB_CAD_N<6>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD6  |
| HT_SB_TO_NB_CAD_P<7>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD7  |
| HT_SB_TO_NB_CAD_N<7>      | HT_SB_TO_NB      | HT_SB_TO_NB_CAD7  |
| HT_PWROK                  | HT_PWROK         | HT_2V5            |
| HT_RESET_L                | HT_CTL           | HT_2V5            |
| HT_LDTSTOP_L              | HT_CTL           | HT_2V5            |
| HT_LDTREQ_L               | HT_CTL           | HT_2V5            |

HT\_1V2  
5 MIL SPACING FOR DIFF PAIR  
10 MIL SPACING TO ANYTHING ELSE

HT\_2V5  
4 MIL SPACING IN GROUP  
8 MIL SPACING TO ANYTHING ELSE

LENGTH TOLERANCE DOES NOT NEED TO BE SPECIFIED  
MATCHED GROUP CONSTRAINT IS TIGHT ENOUGH

MASTER: GILA

### U3LITE HT

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | 60 OF 103      |      |
| NONE                |      |                |      |

### Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_HT  
 - \_PP1V2\_PWRON\_HT

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - SB\_HT\_200M  
 Stuffs resistor to select 200MHz HT I/F.



HT RefClk    HT I/F Speed  
 1 = 100MHz    1 = 100MHz  
 0 = 66MHz    0 = 200MHz

Master: Fizzy

### Shasta HyperTransport

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 62   | 103            |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
| PCI_AD                    |                  |                   |
| PCI_AD27                  |                  |                   |
| PCI_AD                    |                  |                   |
| PCI_AD23                  |                  |                   |
| PCI_AD22                  |                  |                   |
| PCI_AD21                  |                  |                   |
| PCI_AD20                  |                  |                   |
| PCI_AD                    |                  |                   |
| PCI_AD17                  |                  |                   |
| PCI_AD                    |                  |                   |
| PCI                       |                  |                   |
| PCI                       |                  |                   |
| PCI_CTL                   |                  |                   |
| PCI_CTL                   |                  |                   |
| PCI_CTL                   |                  |                   |
| PCI_CTL                   |                  |                   |
| PCI_CTL                   |                  |                   |
| PCI_CTL                   |                  |                   |





### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI  
 - \_PP3V3\_SB\_PCI (can be \_PP3V3\_PCI)  
 - \_PP3V3\_PWRON\_SB  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD11 - PCI0 (0x106B/0x0053)  
 AD11 - PCI1 (0x106B/0x0054)  
 AD11 - PCI2 (0x106B/0x0055)  
 AD23 - KeyLargo (0x106B/0x004F, PCI1)  
 AD28 - SATA 150 (0x1166/0x0240, PCI0 or 2)  
 AD29 - UATA 133 (0x106B/0x0050, PCI0 or 2)  
 AD30 - FireWire (0x106B/0x0052, PCI0 or 2)  
 AD31 - Ethernet (0x106B/0x0051, PCI0)



Master: Link

### Shasta PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=LINK  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:06:40 2004

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 74             | 103  |




# Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PCI

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE\_x\_ITEM symbol to declare U7500 part number.



Master: Fizzy

## BootROM

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=FIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:06:47 2004

|                     |               |                            |            |
|---------------------|---------------|----------------------------|------------|
| APPLE COMPUTER INC. | SIZE<br>D     | DRAWING NUMBER<br>051-6532 | REV.<br>03 |
|                     | SCALE<br>NONE | SHEETS OF<br>75 OF 103     |            |

|                           |                  |                         |
|---------------------------|------------------|-------------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR       |
| PCI_CLK_AIRPORT           | CLOCKS           | PCI_CLK33M_AIRPORT 5 47 |

### Page Notes


Power aliases required by this page:  
 - \_PP3V3\_PCI

Signal aliases required by this page:  
 - \_PCI\_CLK33M\_AIRPORT (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.



PROPRIETARY

**AirPort Extreme**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=FIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:06:53 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  |                | OF   |
| NONE                | 76   |                | 103  |

|                           |                  |                   |
|---------------------------|------------------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_USB2              | CLOCKS           | PCI_CLK33M_USB2   |

### Page Notes


Power aliases required by this page:  
 - \_PPVIO\_PCI (to 3.3V or 5V)

Signal aliases required by this page:  
 - \_PCI\_CLK33M\_USB2 (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)

PCI Devices implemented on this page:  
 AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



CRITICAL  
**U7700**  
 NEC\_uPD720101\_USB2  
 FBGA

Confidential

Master: Fizzy

### USB 2.0 PCI Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING  
 TITLE=FIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:07:00 2004

|                     |        |                |      |
|---------------------|--------|----------------|------|
| APPLE COMPUTER INC. | SIZE   | DRAWING NUMBER | REV. |
|                     | D      | 051-6532       | 03   |
| SCALE               | SHT OF |                |      |
| NONE                | 77 OF  |                | 103  |



|                           |                  |                   |
|---------------------------|------------------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
| PCI_CLK_CBUS              | CLOCKS           | PCI_CLK33M_CBUS   |

# Page Notes

Power aliases required by this page:  
 - \_PP5V\_CBUS  
 - \_PP3V3\_CBUS  
 - \_PP3V3\_PCI  
 - \_PP2V5\_PCI  
 - \_PPVIO\_PCI (to \_PP5V\_PCI or \_PP3V3\_PCI)  
 NOTE: All 4 rails MUST implement the same power state (PWRON or RUN). For PWRON must alias \_PCI\_CBUS\_RESET\_L to SYS\_WARM\_RESET\_L. For RUN must alias to \_PCI\_RESET\_L instead.




Signal aliases required by this page:  
 - \_PCI\_CBUS\_RESET\_L (see note above)  
 - \_PCI\_CLK33M\_CBUS (33MHz PCI clock)

BOM options provided by this page:  
 (NONE)


PCI Devices implemented on this page:  
 AD21 (Slot "E") - CardBus (0x104C/0xAC56)

Power Sequencing:  
 Power Up                      Power Down  
 1. Assert RESET            1. Assert RESET  
 2. \_PP3V3\_PCI              2. \_PPVIO\_PCI  
 3. \_PPVIO\_PCI              3. \_PP3V3\_PCI  
 (\_PPVIO\_PCI can be same as \_PP3V3\_PCI)


NOTE: This CardBus implementation does not provide PME# or 12V Vpp support.



## PC Card Power Switch



## PC Card/CardBus Connector



## CardBus Interface

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                |          |               |           |
|----------------|----------|---------------|-----------|
| DRAWING NUMBER | 051-6532 | REV.          | 03        |
|                | SCALE    | SHT           | 78 OF 103 |
| DRAWING NUMBER |          | REV.          |           |
| D 051-6532     |          | 03            |           |
| SCALE          |          | SHT 78 OF 103 |           |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |               |
|---------------------------|------------------|-------------------|---------------|
| SATA_RXD1                 | SATA             | SATA_RXD1_C       | SATA_RXD_P1_C |
| SATA_RXD1                 | SATA             | SATA_RXD1_C       | SATA_RXD_N1_C |
| SATA_TXD1                 | SATA             | SATA_TXD1         | SATA_TXD_P1   |
| SATA_TXD1                 | SATA             | SATA_TXD1         | SATA_TXD_N1   |
| SATA_RXD2                 | SATA             | SATA_RXD2_C       | SATA_RXD_P2_C |
| SATA_RXD2                 | SATA             | SATA_RXD2_C       | SATA_RXD_N2_C |
| SATA_TXD2                 | SATA             | SATA_TXD2         | SATA_TXD_P2   |
| SATA_TXD2                 | SATA             | SATA_TXD2         | SATA_TXD_N2   |
| UATA_DD                   |                  | UATA_DD<15..8>    |               |
| UATA_DD7                  |                  | UATA_DD<7>        |               |
| UATA_DD                   |                  | UATA_DD<6..0>     |               |
| UATA_HOST                 |                  | UATA_DA<2..0>     |               |
| UATA_HOST                 |                  | UATA_CS0_L        |               |
| UATA_HOST                 |                  | UATA_CS1_L        |               |
| UATA_HOST                 |                  | UATA_HSTROBE      |               |
| UATA_HOST                 |                  | UATA_STOP         |               |
| UATA_HOST_R               |                  | UATA_DMACK_L      |               |
| UATA_HOST_R               |                  | UATA_RESET_L      |               |
| UATA_DEV_R_C              |                  | UATA_DSTROBE      |               |
| UATA_DEV_R                |                  | UATA_DMARQ        |               |
| UATA_DEV_R                |                  | UATA_INTRQ        |               |

### Page Notes

Power aliases required by this page:  
 - \_PP1V2\_PWRON\_DISK



Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

**Net Spacing Type: SATA**



Line To Line: 15 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 10 mils outer  
 Primary Max Sep: 9 mils inner  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for SATA data pairs is 100 ohms.



AC coupling required for any SATA pair used.  
 Recommend 0.1uF cap placed close to Shasta.  
 (Caps provided by device page)

### UATA Termination



Master: Link


### Shasta Disk

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 80   | 103            |      |

| ELECTRICAL_CONSTRAINT_SET   | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|-----------------------------|------------------|-------------------|
| PROVIDED BY SATA CONTROLLER | SATA             | SATA_BR_RXD       |
|                             | SATA             | SATA_BR_RXD_N     |
|                             | SATA             | SATA_BR_TXD       |
|                             | SATA             | SATA_BR_TXD_N     |
|                             | CLOCKS           | SATA_CLK25M       |


|              |                |         |
|--------------|----------------|---------|
| PATA_HOST    | PATA_DD<15..8> | 6 51 52 |
| PATA_HOST    | PATA_DD<7>     | 6 51 52 |
| PATA_HOST    | PATA_DD<6..0>  | 6 51 52 |
| PATA_HOST    | PATA_DA<3..0>  | 6 51 52 |
| PATA_HOST    | PATA_CS0_L     | 6 51 52 |
| PATA_HOST    | PATA_HSTROBE   | 6 51 52 |
| PATA_HOST    | PATA_STOP      | 6 51 52 |
| PATA_HOST_R  | PATA_DMACK_L   | 6 51 52 |
| PATA_HOST_R  | PATA_RESET_L   | 6 51 52 |
| PATA_DEV_R_C | PATA_DSTROBE   | 51 52   |
| PATA_DEV_R   | PATA_DMARQ     | 51 52   |
| PATA_DEV_R   | PATA_INTRO     | 51 52   |



**88SA8040 Config Straps (Device Mode):**

|  |   |   |                                     |  |
|--|---|---|-------------------------------------|--|
| T<1..0> - Vendor Unique (VU) and Read/Write Long               | T<4..3> - Reference Clock Configuration                       | T6 - Power Mode Enable  | CNFG<2..0> - Mode Configuration     | H_IOCS16_N - DMA_EN  |
| T<1..0> VU Type R/W Long Type                                  | T<4..3> Clock Frequency                                       | 1 - Enable translation of ATA power management commands into SATA Partial or Slumber mode | CNFG<2..0> Mode                     | 1 - Good status on Set Features to set DMA                     |
| 00 1 1   | 00 20 MHz   | 0 - Disable translation (Internal Pull-down)  | 000 Device Mode - 100MB/s           | 0 - Error status on Set Features to set DMA (Internal Pull-up) |
| 01 1 2   | 01 25 MHz   |   | 001 Device Mode - 133MB/s           |  |
| 10 1 1 (default)   | 10 30 MHz   | T7 - Plug-in (output)   | 010 Device Mode - 150MB/s (default) | H_PDIAQ_N - PATA_ORDER   |
| 11 2 2   | 11 40 MHz   | 1 - SATA cable plugged in   | 100 Host Mode - 100MB/s             | 1 - Reverse Order mode for Parallel ATA pins                   |
| T2 - SSC Enable  | T5 - Fixed UDMA   | 0 - SATA cable unplugged (Internal Pull-down)   | 101 Host Mode - 133MB/s             | 0 - Normal Order mode  |
| 1 - Enable SATA Spread Spectrum Clocking                       | 1 - UDMA mode fixed by CNFG<2..0> pins                        |   | 110 Host Mode - 150MB/s             | ATAIOSEL - ATA I/O Enable                                      |
| 0 - Disable SATA Spread Spectrum Clocking (Internal Pull-down) | 0 - UDMA mode adjustable with Set Features (Internal Pull-up) |   | 011 Reserved                        | 1 - Enable output to ATA bus                                   |
|  |   |   | 111 Reserved                        | 0 - Disable output to ATA bus (Internal Pull-up)               |

88SA8040 requires Schmitt-Trigger on RST\* input



**Serial ATA Bridge**

Master: Link

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8 7 6 5 4 3 2 1

88SA8040 Config Straps (Device Mode):

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 81             | 103  |

APPLE COMPUTER INC.

# Page Notes

Power aliases required by this page:

- \_PP5V\_PATA
- \_PP5V\_UATA
- \_PP3V3\_PATA
- \_PP3V3\_UATA

Signal aliases required by this page:


(NONE)

BOM options provided by this page:


(NONE)

NOTE: ATA constraints are expected to be defined on another page (ATA host) and apply to this page via XNets.

## UATA (SouthBridge) Connector



## PATA (SATA Bridge) Connector



### IDE Connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=PIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:07:36 2004



APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 83             | 103  |



### Page Notes

Power aliases required by this page:  
(NONE)

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Preview

Master: Link

### Shasta Ethernet

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
TITLE=FIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 18:36:38 2004



APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 84             | 103  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR      |
|---------------------------|------------------|------------------------|
|                           | 15 MIL SPACING   | ENET_CLK125M_GBE_REF_R |
|                           | 15 MIL SPACING   | ENET_CLK125M_RX_R      |
|                           | 15 MIL SPACING   | ENET_CLK25M_TX_R       |
| ENET_MDI                  | ENET             | ENET_MDI0              |
| ENET_MDI                  | ENET             | ENET_MDI1              |
| ENET_MDI                  | ENET             | ENET_MDI2              |
| ENET_MDI                  | ENET             | ENET_MDI3              |
| ENET_MDI                  | ENET             | ENET_MDI0              |
| ENET_MDI                  | ENET             | ENET_MDI1              |
| ENET_MDI                  | ENET             | ENET_MDI2              |
| ENET_MDI                  | ENET             | ENET_MDI3              |
| ENET_MDI                  | ENET             | ENET_MDI0              |
| ENET_MDI                  | ENET             | ENET_MDI1              |
| ENET_MDI                  | ENET             | ENET_MDI2              |
| ENET_MDI                  | ENET             | ENET_MDI3              |
| VESTA_CLK25M_XTAL         | 15 MIL SPACING   | VESTA_CLK25M_XTALI     |
|                           | 15 MIL SPACING   | VESTA_CLK25M_XTALO     |
|                           | 15 MIL SPACING   | VESTA_CLK25M_XTALO_R   |

### Page Notes

Power aliases required by this page:  
 - PP3V3\_ENET  
 - PP2V5\_ENETFW  
 - PPIV2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)


**Net Spacing Type: ENET**  
 Line To Line: 15 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

#### Vesta Config Straps:

| PHYA<4..0> - PHY Address Select (Internal Pull-downs) | MANMS - Manual Master/Slave Configuration Select (Internal Pull-down) |      |  |
|---|---|------|--|
| EN_10B - TBI Interface Select (Internal Pull-down)    | HUB - Repeater Select (Internal Pull-down)                            |      |  |
| RGMIEN - RGMII Enable (Internal Pull-down)            | ER - Edge Rate Select (Internal Pull-down)                            |      |  |
| FDX - Full-Duplex Select (Internal Pull-up)           | AN_EN - Auto-Negotiation Select (Internal Pull-down)                  |      |  |
| F1000 - Speed Select (Internal Pull-up)               | TXC_RXC_DELAY (Internal Pull-down)                                    |      |  |
| SPD0 - Speed Select (Internal Pull-down)              |   |      |  |
| AN_EN   | F1000   | SPD0 | Description                                |
| 0   | 0   | 0    | Force 10BASE-T                             |
| 0   | 0   | 1    | Force 100BASE-TX                           |
| 0   | 1   | X    | Force 1000BASE-T (test use only)           |
| 1   | 0   | 0    | Auto-negotiate advertise 10BASE-T          |
| 1   | 0   | 1    | Auto-negotiate advertise 10/100BASE-TX     |
| 1   | 1   | 0    | Auto-negotiate advertise 10/100/1000BASE-T |
| 1   | 1   | 1    | Auto-negotiate advertise 1000BASE-T        |

DRAWING  
 TITLE=PIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:07:51 2004



Master: Link

**Vesta Ethernet PHY**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 86   | 103            |      |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |                |
|---------------------------|------------------|-------------------|----------------|
| PROVIDED                  | ENET             | ENET_RJ45_0       | ENET RJ45 P<0> |
|                           | ENET             | ENET_RJ45_0       | ENET RJ45 N<0> |
| BY                        | ENET             | ENET_RJ45_1       | ENET RJ45 P<1> |
|                           | ENET             | ENET_RJ45_1       | ENET RJ45 N<1> |
| ETHERNET                  | ENET             | ENET_RJ45_2       | ENET RJ45 P<2> |
|                           | ENET             | ENET_RJ45_2       | ENET RJ45 N<2> |
| PHY                       | ENET             | ENET_RJ45_3       | ENET RJ45 P<3> |
|                           | ENET             | ENET_RJ45_3       | ENET RJ45 N<3> |


## Page Notes

Power aliases required by this page:

- \_PP2V5\_ENET
- \_GND\_CHASSIS\_ENET

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



## Ethernet Connector

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DRAWING  
TITLE=PIZZY  
ABBREV=DRAWING  
LAST\_MODIFIED=Mon Feb 23 19:07:58 2004



APPLE COMPUTER INC.

| SIZE  | DRAWING NUMBER | REV. |
|-------|----------------|------|
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 87             | 103  |


| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| FW                        | FW                |                  | FW DATA<7..0>     |
| FW                        | FW                |                  | FW CTL<1..0>      |
| FW_LPS                    | FW                |                  | FW LPS            |
| FW_LREQ                   | FW                |                  | FW LREQ           |
| FW_PINT                   | FW                |                  | FW PINT           |
| FW_LCLK                   | FW                | 15 MIL SPACING   | FW CLK98M_LCLK    |
| FW_PCLK                   | FW                | 15 MIL SPACING   | FW CLK98M_PCLK    |
|                           |                   | 15 MIL SPACING   | FW CLK98M_LCLK_R  |

### Page Notes

Power aliases required by this page:  
 - \_PP2V5\_PWRON\_SB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Preliminary

Master: Link

### Shasta FireWire

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=FIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:08:06 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  | OF             |      |
| NONE                | 88   | 103            |      |



| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR    |
|---------------------------|------------------|----------------------|
| (PROVIDED BY LINK PAGE)   | 15 MIL SPACING   | FW_CLK98M_PCLK_R     |
| FW_TPA1                   | FW               | FW_TPA0 FW_TPA_P<0>  |
| FW_TPA1                   | FW               | FW_TPA0 FW_TPA_N<0>  |
| FW_TPB1                   | FW               | FW_TPB0 FW_TPB_P<0>  |
| FW_TPB1                   | FW               | FW_TPB0 FW_TPB_N<0>  |
| FW_TPA2                   | FW               | FW_TPA1 FW_TPA_P<1>  |
| FW_TPA2                   | FW               | FW_TPA1 FW_TPA_N<1>  |
| FW_TPB2                   | FW               | FW_TPB1 FW_TPB_P<1>  |
| FW_TPB2                   | FW               | FW_TPB1 FW_TPB_N<1>  |
| FW_TPA3                   | FW               | FW_TPA2 FW_TPA_P<2>  |
| FW_TPA3                   | FW               | FW_TPA2 FW_TPA_N<2>  |
| FW_TPB3                   | FW               | FW_TPB2 FW_TPB_P<2>  |
| FW_TPB3                   | FW               | FW_TPB2 FW_TPB_N<2>  |
| VESTA_CLK24M_XTAL         | 15 MIL SPACING   | VESTA_CLK24M_XTALI   |
|                           | 15 MIL SPACING   | VESTA_CLK24M_XTALO   |
|                           | 15 MIL SPACING   | VESTA_CLK24M_XTALO_R |

### Page Notes

Power aliases required by this page:  
 - PPFW\_PHY  
 - PP3V3\_FW  
 - PP3V3\_ENETFW  
 - PP2V5\_ENETFW  
 - PP1V2\_ENETFW

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - VESTA\_DS\_ONLY\_ENO  
 If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.  
 - VESTA\_PWR\_CLASS\_0  
 If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW


Line To Line: 15 mils  
 Length Tolerance: 100 mils  
 Primary Max Sep: 7.5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:

PWR\_CLASS - FireWire Power Class  
 1 - Sets Power Class to 0x4  
 0 - Sets Power Class to 0x0  
 (Internal Pull-up)

DS\_ONLY\_ENO - Port 0 Data/Strobe  
 1 - Port 0 Data/Strobe mode only  
 0 - Port 0 Bilingual mode  
 (Internal Pull-down)



Master: Link

### Vesta FireWire PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 89             | 103  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR  |
|---------------------------|------------------|--|
| PROVIDED                  | FW               | FW_PORT1_TPA_FL, FW_PORT1_TPA_P_FL, FW_PORT1_TPA_N_FL, FW_PORT1_TPA_P_FL |
| BY                        | FW               | FW_PORT1_TPB_FL, FW_PORT1_TPB_P_FL, FW_PORT1_TPB_N_FL, FW_PORT1_TPB_P_FL |
| PHY                       | FW               | FW_PORT2_TPA_FL, FW_PORT2_TPA_P_FL, FW_PORT2_TPA_N_FL, FW_PORT2_TPA_P_FL |
| PAGE                      | FW               | FW_PORT2_TPB_FL, FW_PORT2_TPB_P_FL, FW_PORT2_TPB_N_FL, FW_PORT2_TPB_P_FL |

### Page Notes

Power aliases required by this page:  
 - PPFW\_PORT1  
 - PPFW\_PORT2  
 - PPFW\_PORT3  
 - PP3V3\_FW  
 - GND\_CHASSIS\_FW\_PORT1  
 - GND\_CHASSIS\_FW\_PORT2  
 - GND\_CHASSIS\_FW\_PORT3

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB Xnets.



1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

### Termination


Place close to FireWire PHY




3rd TPA/TPB pair unused  
 (Is this correct for Vesta?)



### "Snapback" & "Late VG" Protection



### Cable Power




AREF needs to be isolated from all local grounds per 1394b spec


When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

### Cable Power



### PORT 2 1394A



**FireWire Ports**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| ELECTRICAL_CONSTRAINT_SET | NET_PHYSICAL_TYPE | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|-------------------|------------------|-------------------|
| USB2_0                    | USB2              | USB2             | USB2_0            |
| USB2_0                    | USB2              | USB2             | USB2_0            |
| USB2_1                    | USB2              | USB2             | USB2_1            |
| USB2_1                    | USB2              | USB2             | USB2_1            |
| USB2_2                    | USB2              | USB2             | USB2_2            |
| USB2_2                    | USB2              | USB2             | USB2_2            |
| USB2_3                    | USB2              | USB2             | USB2_3            |
| USB2_3                    | USB2              | USB2             | USB2_3            |
| USB2_4                    | USB2              | USB2             | USB2_4            |
| USB2_4                    | USB2              | USB2             | USB2_4            |
| USB2_NEC_XTAL             | 15 MIL SPACING    | NEC_CLK30M_XT1   |                   |
|                           | 15 MIL SPACING    | NEC_CLK30M_XT2   |                   |
|                           | 15 MIL SPACING    | NEC_CLK30M_XT2_R |                   |

### Page Notes

Power aliases required by this page:  
 - \_PP3V3\_PWRON\_USB

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

**Net Spacing Type: USB2**



Line To Line: 19.5 mils  
 Length Tolerance: 50 mils  
 Primary Max Sep: 7.5 mils  
 Secondary Max Sep: 100 mils  
 Secondary Length: 500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

### U2300 SHASTA V1.0

BGA (8 OF 8) OMIT

- NC0 P7 TP\_SB\_NC\_P7
- NC1 P8 TP\_SB\_NC\_P8
- NC2 R3 TP\_SB\_NC\_R3
- NC3 R4 TP\_SB\_NC\_R4
- NC4 R5 TP\_SB\_NC\_R5
- NC5 R6 TP\_SB\_NC\_R6
- NC6 R7 TP\_SB\_NC\_R7
- NC7 R8 TP\_SB\_NC\_R8
- NC8 T1 TP\_SB\_NC\_T1
- NC9 T2 TP\_SB\_NC\_T2
- NC10 T3 TP\_SB\_NC\_T3
- NC11 T4 TP\_SB\_NC\_T4
- NC12 T5 TP\_SB\_NC\_T5
- NC13 T6 TP\_SB\_NC\_T6
- NC14 T7 TP\_SB\_NC\_T7
- NC15 T8 TP\_SB\_NC\_T8
- NC16 U1 TP\_SB\_NC\_U1
- NC17 U2 TP\_SB\_NC\_U2
- NC18 U3 TP\_SB\_NC\_U3
- NC19 U4 TP\_SB\_NC\_U4
- NC20 U5 TP\_SB\_NC\_U5
- NC21 U6 TP\_SB\_NC\_U6
- NC22 V1 TP\_SB\_NC\_V1
- NC23 V2 TP\_SB\_NC\_V2
- NC24 V3 TP\_SB\_NC\_V3
- NC25 V4 TP\_SB\_NC\_V4
- NC26 W1 TP\_SB\_NC\_W1
- NC27 W3 TP\_SB\_NC\_W3
- NC28 Y1 TP\_SB\_NC\_Y1
- NC29 Y3 TP\_SB\_NC\_Y3



Master: Fizzy

### USB Host Interfaces

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

# Page Notes


Power aliases required by this page:  
 - \_PP3V3\_PWRON\_MODEM  
 Spec Load: 0.5 A active, 3 mA auxiliary

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

## Modem Connector

Supports both The Last Dash and Q52 Modems



### Modem Interface

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=FIZZY  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:08:46 2004

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6532       | 03   |
| SCALE               | SHT  |                | OF   |
| NONE                | 94   |                | 103  |

# Page Notes


Power aliases required by this page:  
 - \_PP5V\_PWRON\_AUDIO  
 - \_PP3V3\_PWRON\_AUDIO

Signal aliases required by this page:  
 (NONE)


BOM options provided by this page:  
 (NONE)

NOTE: It is considered the responsibility of the audio section to provide the appropriate pull-ups and pull-downs for ALL audio GPIOs.


## EMI Filtering



## Sound Board Connector



## Audio GPIO Pull-ups & Pull-downs



## Audio Interface

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

\_DRAWING  
 TITLE=LINK  
 ABBREV=DRAWING  
 LAST\_MODIFIED=Mon Feb 23 19:08:54 2004



APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6532       | 03   |
| SCALE | SHT            | OF   |
| NONE  | 95             | 103  |

# Electrical Constraints

No series termination on PCI signals

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
|                           | RAM_CAD          | RAM_DQS_R<15..0>  |
|                           | RAM_CAD          | RAM_DQ_R<127..0>  |
| RAM_DQS0                  | RAM_CAD          | RAM_DQS<0>        |
| RAM_DQS0                  | RAM_CAD          | RAM_DQ<7..0>      |
| RAM_DQS1                  | RAM_CAD          | RAM_DQS<1>        |
| RAM_DQS1                  | RAM_CAD          | RAM_DQ<15..8>     |
| RAM_DQS2                  | RAM_CAD          | RAM_DQS<2>        |
| RAM_DQS2                  | RAM_CAD          | RAM_DQ<23..16>    |
| RAM_DQS3                  | RAM_CAD          | RAM_DQS<3>        |
| RAM_DQS3                  | RAM_CAD          | RAM_DQ<31..24>    |
| RAM_DQS4                  | RAM_CAD          | RAM_DQS<4>        |
| RAM_DQS4                  | RAM_CAD          | RAM_DQ<39..32>    |
| RAM_DQS5                  | RAM_CAD          | RAM_DQS<5>        |
| RAM_DQS5                  | RAM_CAD          | RAM_DQ<47..40>    |
| RAM_DQS6                  | RAM_CAD          | RAM_DQS<6>        |
| RAM_DQS6                  | RAM_CAD          | RAM_DQ<55..48>    |
| RAM_DQS7                  | RAM_CAD          | RAM_DQS<7>        |
| RAM_DQS7                  | RAM_CAD          | RAM_DQ<63..56>    |
| RAM_DQS8                  | RAM_CAD          | RAM_DQS<8>        |
| RAM_DQS8                  | RAM_CAD          | RAM_DQ<71..64>    |
| RAM_DQS9                  | RAM_CAD          | RAM_DQS<9>        |
| RAM_DQS9                  | RAM_CAD          | RAM_DQ<79..72>    |
| RAM_DQS10                 | RAM_CAD          | RAM_DQS<10>       |
| RAM_DQS10                 | RAM_CAD          | RAM_DQ<87..80>    |
| RAM_DQS11                 | RAM_CAD          | RAM_DQS<11>       |
| RAM_DQS11                 | RAM_CAD          | RAM_DQ<95..88>    |
| RAM_DQS12                 | RAM_CAD          | RAM_DQS<12>       |
| RAM_DQS12                 | RAM_CAD          | RAM_DQ<103..96>   |
| RAM_DQS13                 | RAM_CAD          | RAM_DQS<13>       |
| RAM_DQS13                 | RAM_CAD          | RAM_DQ<111..104>  |
| RAM_DQS14                 | RAM_CAD          | RAM_DQS<14>       |
| RAM_DQS14                 | RAM_CAD          | RAM_DQ<119..112>  |
| RAM_DQS15                 | RAM_CAD          | RAM_DQS<15>       |
| RAM_DQS15                 | RAM_CAD          | RAM_DQ<127..120>  |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
|                           | RAM_CLK          | RAM_CLK_A_P_R     |
|                           | RAM_CLK          | RAM_CLK_A_N_R     |
|                           | RAM_CLK          | RAM_CLK_B_P_R     |
|                           | RAM_CLK          | RAM_CLK_B_N_R     |
|                           | RAM_CLK          | RAM_CLK_D_P_R     |
|                           | RAM_CLK          | RAM_CLK_D_N_R     |
|                           | RAM_CLK          | RAM_CLK_E_P_R     |
|                           | RAM_CLK          | RAM_CLK_E_N_R     |
| RAM_CLK0                  | RAM_CLK          | RAM_CLK_A_P       |
| RAM_CLK0                  | RAM_CLK          | RAM_CLK_A_N       |
| RAM_CLK0                  | RAM_CLK          | RAM_CLK_B_P       |
| RAM_CLK0                  | RAM_CLK          | RAM_CLK_B_N       |
| RAM_CLK1                  | RAM_CLK          | RAM_CLK_D_P       |
| RAM_CLK1                  | RAM_CLK          | RAM_CLK_D_N       |
| RAM_CLK1                  | RAM_CLK          | RAM_CLK_E_P       |
| RAM_CLK1                  | RAM_CLK          | RAM_CLK_E_N       |
|                           | RAM_CAD          | RAM_CKE_R<1..0>   |
|                           | RAM_CAD          | RAM_CKE_R<5..4>   |
| RAM_CKE0                  | RAM_CAD          | RAM_CKE<0>        |
| RAM_CKE0                  | RAM_CAD          | RAM_CKE<1>        |
| RAM_CKE1                  | RAM_CAD          | RAM_CKE<4>        |
| RAM_CKE1                  | RAM_CAD          | RAM_CKE<5>        |
|                           | RAM_CAD          | RAM_CS_L_B<1..0>  |
|                           | RAM_CAD          | RAM_CS_L_R<9..8>  |
| RAM_CS0                   | RAM_CAD          | RAM_CS_L<0>       |
| RAM_CS0                   | RAM_CAD          | RAM_CS_L<1>       |
| RAM_CS1                   | RAM_CAD          | RAM_CS_L<8>       |
| RAM_CS1                   | RAM_CAD          | RAM_CS_L<9>       |
|                           | RAM_CAD          | RAM_A_R<13..0>    |
| RAM_BA_R<1..0>            | RAM_CAD          | RAM_BA_R<1..0>    |
| RAM_RAS_L_R               | RAM_CAD          | RAM_RAS_L_R       |
| RAM_CAS_L_R               | RAM_CAD          | RAM_CAS_L_R       |
| RAM_WE_L_R                | RAM_CAD          | RAM_WE_L_R        |
| RAM_A<13..0>              | RAM_CAD          | RAM_A<13..0>      |
| RAM_BA_R<1..0>            | RAM_CAD          | RAM_BA_R<1..0>    |
| RAM_RAS_L_R               | RAM_CAD          | RAM_RAS_L_R       |
| RAM_CAS_L_R               | RAM_CAD          | RAM_CAS_L_R       |
| RAM_WE_L_R                | RAM_CAD          | RAM_WE_L_R        |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR |
|---------------------------|------------------|-------------------|
|                           | TMDS             | TMDS_D0           |
|                           | TMDS             | TMDS_DP<0>        |
|                           | TMDS             | TMDS_DN<0>        |
|                           | TMDS             | TMDS_D1           |
|                           | TMDS             | TMDS_DP<1>        |
|                           | TMDS             | TMDS_DN<1>        |
|                           | TMDS             | TMDS_D2           |
|                           | TMDS             | TMDS_DP<2>        |
|                           | TMDS             | TMDS_DN<2>        |
|                           | TMDS             | TMDS_CLK          |
|                           | TMDS             | TMDS_CLKP         |
|                           | TMDS             | TMDS_CLKN         |
|                           | TMDS             | TMDS_D3           |
|                           | TMDS             | TMDS_DP<3>        |
|                           | TMDS             | TMDS_DN<3>        |
|                           | TMDS             | TMDS_D4           |
|                           | TMDS             | TMDS_DP<4>        |
|                           | TMDS             | TMDS_DN<4>        |
|                           | TMDS             | TMDS_D5           |
|                           | TMDS             | TMDS_DP<5>        |
|                           | TMDS             | TMDS_DN<5>        |
|                           | TMDS             | CONN_TMDS_D0      |
|                           | TMDS             | TMDS_CONN_DP<0>   |
|                           | TMDS             | CONN_TMDS_D1      |
|                           | TMDS             | TMDS_CONN_DP<1>   |
|                           | TMDS             | CONN_TMDS_D2      |
|                           | TMDS             | TMDS_CONN_DP<2>   |
|                           | TMDS             | CONN_TMDS_D3      |
|                           | TMDS             | TMDS_CONN_DP<3>   |
|                           | TMDS             | CONN_TMDS_D4      |
|                           | TMDS             | TMDS_CONN_DP<4>   |
|                           | TMDS             | CONN_TMDS_D5      |
|                           | TMDS             | TMDS_CONN_DP<5>   |
|                           | TMDS             | SI_TMDS_D0        |
|                           | TMDS             | SI_TMDS_DP<0>     |
|                           | TMDS             | SI_TMDS_D1        |
|                           | TMDS             | SI_TMDS_DP<1>     |
|                           | TMDS             | SI_TMDS_D2        |
|                           | TMDS             | SI_TMDS_DP<2>     |
|                           | TMDS             | SI_TMDS_D3        |
|                           | TMDS             | SI_TMDS_DP<3>     |
|                           | TMDS             | SI_TMDS_D4        |
|                           | TMDS             | SI_TMDS_DP<4>     |
|                           | TMDS             | SI_TMDS_D5        |
|                           | TMDS             | SI_TMDS_DP<5>     |
|                           | GPU_TMDS         | GPU_TMDS_D0       |
|                           | GPU_TMDS         | GPU_TMDS_DP<0>    |
|                           | GPU_TMDS         | GPU_TMDS_DN<0>    |
|                           | GPU_TMDS         | GPU_TMDS_D1       |
|                           | GPU_TMDS         | GPU_TMDS_DP<1>    |
|                           | GPU_TMDS         | GPU_TMDS_DN<1>    |
|                           | GPU_TMDS         | GPU_TMDS_D2       |
|                           | GPU_TMDS         | GPU_TMDS_DP<2>    |
|                           | GPU_TMDS         | GPU_TMDS_DN<2>    |
|                           | GPU_TMDS         | GPU_TMDS_CLK      |
|                           | GPU_TMDS         | GPU_TMDS_CLKP     |
|                           | GPU_TMDS         | GPU_TMDS_CLKN     |
|                           | GPU_TMDS         | GPU_TMDS_D0_R     |
|                           | GPU_TMDS         | GPU_TMDS_DP_R<0>  |
|                           | GPU_TMDS         | GPU_TMDS_DN_R<0>  |
|                           | GPU_TMDS         | GPU_TMDS_D1_R     |
|                           | GPU_TMDS         | GPU_TMDS_DP_R<1>  |
|                           | GPU_TMDS         | GPU_TMDS_DN_R<1>  |
|                           | GPU_TMDS         | GPU_TMDS_D2_R     |
|                           | GPU_TMDS         | GPU_TMDS_DP_R<2>  |
|                           | GPU_TMDS         | GPU_TMDS_DN_R<2>  |
|                           | GPU_TMDS         | GPU_TMDS_CLK_R    |
|                           | GPU_TMDS         | GPU_TMDS_CLKP_R   |
|                           | GPU_TMDS         | GPU_TMDS_CLKN_R   |

| ELECTRICAL_CONSTRAINT_SET | NET_SPACING_TYPE | DIFFERENTIAL_PAIR      |
|---------------------------|------------------|------------------------|
|                           | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK_P     |
|                           | EI_CPU_TO_NB_CLK | EI_CPU_TO_NB_CLK_N     |
|                           | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK_P     |
|                           | EI_NB_TO_CPU_CLK | EI_NB_TO_CPU_CLK_N     |
|                           | EI_CPU_NB_DATA   | EI_CPU_TO_NB_AD<43..0> |
|                           | EI_NB_CPU_DATA   | EI_NB_TO_CPU_AD<43..0> |
|                           | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR_P<0>   |
|                           | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR_N<0>   |
|                           | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR_P<1>   |
|                           | EI_CPU_TO_NB_CAD | EI_CPU_TO_NB_SR_N<1>   |
|                           | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR_P<0>   |
|                           | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR_N<0>   |
|                           | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR_P<1>   |
|                           | EI_NB_TO_CPU_CAD | EI_NB_TO_CPU_SR_N<1>   |

|                 |       |              |                |
|-----------------|-------|--------------|----------------|
| PCI_SB_AD<0>    | ALIAS | PCI_AD<0>    | MAKE_BASE=TRUE |
| PCI_SB_AD<1>    | ALIAS | PCI_AD<1>    | MAKE_BASE=TRUE |
| PCI_SB_AD<2>    | ALIAS | PCI_AD<2>    | MAKE_BASE=TRUE |
| PCI_SB_AD<3>    | ALIAS | PCI_AD<3>    | MAKE_BASE=TRUE |
| PCI_SB_AD<4>    | ALIAS | PCI_AD<4>    | MAKE_BASE=TRUE |
| PCI_SB_AD<5>    | ALIAS | PCI_AD<5>    | MAKE_BASE=TRUE |
| PCI_SB_AD<6>    | ALIAS | PCI_AD<6>    | MAKE_BASE=TRUE |
| PCI_SB_AD<7>    | ALIAS | PCI_AD<7>    | MAKE_BASE=TRUE |
| PCI_SB_AD<8>    | ALIAS | PCI_AD<8>    | MAKE_BASE=TRUE |
| PCI_SB_AD<9>    | ALIAS | PCI_AD<9>    | MAKE_BASE=TRUE |
| PCI_SB_AD<10>   | ALIAS | PCI_AD<10>   | MAKE_BASE=TRUE |
| PCI_SB_AD<11>   | ALIAS | PCI_AD<11>   | MAKE_BASE=TRUE |
| PCI_SB_AD<12>   | ALIAS | PCI_AD<12>   | MAKE_BASE=TRUE |
| PCI_SB_AD<13>   | ALIAS | PCI_AD<13>   | MAKE_BASE=TRUE |
| PCI_SB_AD<14>   | ALIAS | PCI_AD<14>   | MAKE_BASE=TRUE |
| PCI_SB_AD<15>   | ALIAS | PCI_AD<15>   | MAKE_BASE=TRUE |
| PCI_SB_AD<16>   | ALIAS | PCI_AD<16>   | MAKE_BASE=TRUE |
| PCI_SB_AD<17>   | ALIAS | PCI_AD<17>   | MAKE_BASE=TRUE |
| PCI_SB_AD<18>   | ALIAS | PCI_AD<18>   | MAKE_BASE=TRUE |
| PCI_SB_AD<19>   | ALIAS | PCI_AD<19>   | MAKE_BASE=TRUE |
| PCI_SB_AD<20>   | ALIAS | PCI_AD<20>   | MAKE_BASE=TRUE |
| PCI_SB_AD<21>   | ALIAS | PCI_AD<21>   | MAKE_BASE=TRUE |
| PCI_SB_AD<22>   | ALIAS | PCI_AD<22>   | MAKE_BASE=TRUE |
| PCI_SB_AD<23>   | ALIAS | PCI_AD<23>   | MAKE_BASE=TRUE |
| PCI_SB_AD<24>   | ALIAS | PCI_AD<24>   | MAKE_BASE=TRUE |
| PCI_SB_AD<25>   | ALIAS | PCI_AD<25>   | MAKE_BASE=TRUE |
| PCI_SB_AD<26>   | ALIAS | PCI_AD<26>   | MAKE_BASE=TRUE |
| PCI_SB_AD<27>   | ALIAS | PCI_AD<27>   | MAKE_BASE=TRUE |
| PCI_SB_AD<28>   | ALIAS | PCI_AD<28>   | MAKE_BASE=TRUE |
| PCI_SB_AD<29>   | ALIAS | PCI_AD<29>   | MAKE_BASE=TRUE |
| PCI_SB_AD<30>   | ALIAS | PCI_AD<30>   | MAKE_BASE=TRUE |
| PCI_SB_AD<31>   | ALIAS | PCI_AD<31>   | MAKE_BASE=TRUE |
| PCI_SB_CBE_L<0> | ALIAS | PCI_CBE_L<0> | MAKE_BASE=TRUE |
| PCI_SB_CBE_L<1> | ALIAS | PCI_CBE_L<1> | MAKE_BASE=TRUE |
| PCI_SB_CBE_L<2> | ALIAS | PCI_CBE_L<2> | MAKE_BASE=TRUE |
| PCI_SB_CBE_L<3> | ALIAS | PCI_CBE_L<3> | MAKE_BASE=TRUE |
| PCI_SB_DEVSEL_L | ==    | PCI_DEVSEL_L | MAKE_BASE=TRUE |
| PCI_SB_FRAME_L  | ==    | PCI_FRAME_L  | MAKE_BASE=TRUE |
| PCI_SB_IRDY_L   | ==    | PCI_IRDY_L   | MAKE_BASE=TRUE |
| PCI_SB_TRDY_L   | ==    | PCI_TRDY_L   | MAKE_BASE=TRUE |
| PCI_SB_STOP_L   | ==    | PCI_STOP_L   | MAKE_BASE=TRUE |
| PCI_SB_PAR      | ==    | PCI_PAR      | MAKE_BASE=TRUE |









Table with 8 columns and multiple rows containing alphanumeric codes (e.g., R3133 RES, R3134 RES) and their corresponding values. Includes a large diagonal watermark reading 'Sample' and a 'NOTICE OF PROPRIETARY PROPERTY' section at the bottom right.

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE (D), DRAWING NUMBER (051-6532), REV. (03), SCALE (NONE), SHEET (163) OF (103).



APPLE COMPUTER INC.