

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SANTANA - M51 MLB

## PVT REV A - 08/04/06


| REV | ZONE | ECN    | DESCRIPTION OF CHANGE | CK APPD<br>DATE | ENG APPD<br>DATE |
|-----|------|--------|-----------------------|-----------------|------------------|
| A   |      | 453469 | PRODUCTION RELEASED   | 08/04/06        | 06/22/04         |

| PDF | CSA | CONTENTS                  | MASTER            | DATE       |
|-----|-----|---------------------------|-------------------|------------|
| 2   | 2   | System Block Diagram      | M51_PAUL          | 08/04/2006 |
| 3   | 3   | Power Block Diagram       | M51_PAUL          | 08/04/2006 |
| 4   | 4   | BOM Config                | M51_DAVE (MASTER) |            |
| 5   | 5   | FUNC TEST 1 OF 2          | M51_HENRY         | 08/04/2006 |
| 6   | 6   | POWER CONN / MISC         | M51_PAUL          | 08/04/2006 |
| 7   | 7   | CPU 1 OF 2-FSB            | M50_HENRY         | 08/04/2006 |
| 8   | 8   | CPU 2 OF 2-PWR/GND        | M50_HENRY         | 08/04/2006 |
| 9   | 9   | CPU DECAPS & VID<>        | M51_HENRY         | 08/04/2006 |
| 10  | 10  | ASIC TEMP SENSORS         | M51_DAVE (MASTER) |            |
| 11  | 11  | CPU ITP700FLEX DEBUG      | M50_HENRY         | 08/04/2006 |
| 12  | 12  | NB CPU Interface          | M50_HENRY         | 08/04/2006 |
| 13  | 13  | NB PEG / Video Interfaces | M50_HENRY         | 08/04/2006 |
| 14  | 14  | NB Misc Interfaces        | M50_HENRY         | 08/04/2006 |
| 15  | 15  | NB DDR2 Interfaces        | M50_HENRY         | 08/04/2006 |
| 16  | 16  | NB Power 1                | M51_HENRY         | 08/04/2006 |
| 17  | 17  | NB Power 2                | M51_HENRY         | 08/04/2006 |
| 18  | 18  | NB Grounds                | M50_HENRY         | 08/04/2006 |
| 19  | 19  | NB (GM) Decoupling        | M51_DAVE (MASTER) |            |
| 20  | 20  | NB Config Straps          | M50_HENRY         | 08/04/2006 |
| 21  | 21  | SB: 1 OF 4                | M50_DOUG          | 08/04/2006 |
| 22  | 22  | SB: 2 OF 4                | M51_DOUG          | 08/04/2006 |
| 23  | 23  | SB: 3 OF 4                | M51_DOUG          | 08/04/2006 |
| 24  | 24  | SB: 4 OF 4                | M50_DOUG          | 08/04/2006 |
| 25  | 25  | SB:DECOUPLING             | M51_DOUG          | 08/04/2006 |
| 26  | 26  | SB: MISC                  | M50_DOUG          | 08/04/2006 |
| 27  | 27  | M51 SMBus Connections     | M51_DAVE (MASTER) |            |
| 28  | 28  | DDR2 SO-DIMM Connector A  | M51_HENRY         | 08/04/2006 |
| 29  | 29  | DDR2 SO-DIMM Connector B  | M51_HENRY         | 08/04/2006 |
| 30  | 30  | Memory Active Termination | M50_HENRY         | 08/04/2006 |
| 31  | 31  | Memory Vtt Supply         | M50_HENRY         | 08/04/2006 |
| 32  | 33  | CLOCKS                    | M50_HENRY         | 08/04/2006 |
| 33  | 34  | CLOCKS: TERMINATIONS      | M51_HENRY         | 08/04/2006 |
| 34  | 38  | Disk Connectors           | M51_DOUG          | 08/04/2006 |
| 35  | 41  | ETHERNET CONTROLLER       | M50_DOUG          | 08/04/2006 |
| 36  | 42  | ETHERNET MISC             | M51_DOUG          | 08/04/2006 |
| 37  | 43  | ETHERNET CONNECTOR        | M51_DOUG          | 08/04/2006 |


| PDF | CSA | CONTENTS                  | MASTER            | DATE       |
|-----|-----|---------------------------|-------------------|------------|
| 38  | 44  | FW: 1394B-LINK/PHY        | M51_DOUG          | 08/04/2006 |
| 39  | 45  | FW: 1394B MISC            | M51_DOUG          | 08/04/2006 |
| 40  | 46  | FIREWIRE CONNECTORS       | M51_DOUG          | 08/04/2006 |
| 41  | 47  | USB Device Interfaces     | M51_DOUG          | 08/04/2006 |
| 42  | 53  | AIRPORT CONN              | M51_DOUG          | 08/04/2006 |
| 43  | 54  | PCI-E CONNECTIONS         | M51_DOUG          | 08/04/2006 |
| 44  | 58  | SMC                       | M51_HENRY         | 08/04/2006 |
| 45  | 59  | SMC & TPM SUPPORT         | M51_HENRY         | 07/31/2006 |
| 46  | 60  | LPC+ CONN                 | M51_HENRY         | 08/04/2006 |
| 47  | 63  | SPI BOOTROM               | M50_DOUG          | 08/04/2006 |
| 48  | 65  | HD AND OD FAN             | M51_HENRY         | 08/04/2006 |
| 49  | 66  | CPU FAN, HD & OD TEMP     | M51_HENRY         | 08/04/2006 |
| 50  | 67  | TPM                       | M51_HENRY         | 08/04/2006 |
| 51  | 68  | AUDIO: CODEC              | AUDIO             | 08/04/2006 |
| 52  | 69  | AUDIO: LINE INPUT AMP     | AUDIO             | 08/04/2006 |
| 53  | 70  | AUDIO: COMBO OUT AMP      | AUDIO             | 08/04/2006 |
| 54  | 71  | AUDIO: SPEAKER AMP_1      | AUDIO             | 08/04/2006 |
| 55  | 72  | AUDIO: SPEAKER AMP        | AUDIO             | 08/04/2006 |
| 56  | 73  | AUDIO: CONNECTORS         | AUDIO             | 08/04/2006 |
| 57  | 74  | AUDIO: POWER SUPPLIES     | AUDIO             | 08/04/2006 |
| 58  | 75  | IMVP6 CPU VCore Regulator | M51_PAUL          | 08/04/2006 |
| 59  | 76  | CPU & SYSTEM SENSE        | M51_DAVE (MASTER) |            |
| 60  | 77  | PWR GOOD                  | M51_PAUL          | 08/04/2006 |
| 61  | 78  | 3V DC/DC 2.5V             | M51_PAUL          | 08/04/2006 |
| 62  | 79  | 1.8V & 1.2V VREG          | M51_PAUL          | 08/04/2006 |
| 63  | 80  | 1.5V_S0 & 1.05V_S0 VREG   | M51_PAUL          | 08/04/2006 |
| 64  | 82  | 5V DC/DC                  | M51_PAUL          | 08/04/2006 |
| 65  | 83  | S0 AND S3 FETS            | M51_PAUL          | 08/04/2006 |
| 66  | 84  | MXM PCI-E & PWR           | M51_DAVE (MASTER) |            |
| 67  | 85  | MXM I/O                   | M51_DAVE (MASTER) |            |
| 68  | 94  | Internal Display Conns    | M51_DAVE (MASTER) |            |
| 69  | 97  | External Display Conns    | M51_DAVE (MASTER) |            |

### Schematic / PCB #'s

| PART#    | QTY | DESCRIPTION          | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|----------------------|-------------------------|----------|------------|
| 051-7039 | 1   | PCB, SCHEM, MLB, M51 | SCH1                    |          |            |
| 820-1984 | 1   | PCB, FAB, MLB, M51   | MLB1                    |          |            |

|   |       |                                     |   |                     |        |
|---|-------|-------------------------------------|---|---------------------|--------|
| DIMENSIONS ARE IN MILLIMETERS   |       | METRIC                              |   | Apple Computer Inc. |        |
| XX :  | _____ | DRAPFER                             | / | DESIGN CK           | /      |
| X.XX :  | _____ | ENG APPD                            | / | MFG APPD            | /      |
| X.XXX :   | _____ | QA APPD                             | / | DESIGNER            | /      |
| ANGLES :  | _____ | RELEASE                             | / | SCALE               | NONE   |
| DO NOT SCALE DRAWING  |       | MATERIAL/FINISH NOTED AS APPLICABLE |   | SIZE                | D      |
| <br>THIRD ANGLE PROJECTION |       | DRAWING NUMBER                      |   | 051-7039            | REV. A |
|   |       |                                     |   | SHT 1 OF 97         |        |





Production BOM

| BOM NUMBER | BOM NAME             | BOM OPTIONS                              |
|------------|----------------------|--|
| 630-7512   | PCBA,MLB,2.33GHZ,M51 | M51_COMMON,M51_BEST,EEE_V4K,PRODUCTION   |
| 630-7595   | PCBA,MLB,2.16GHZ,M51 | M51_COMMON,M51_BETTER,EEE_VMD,PRODUCTION |

Development BOM

| BOM NUMBER | BOM NAME        | BOM OPTIONS     |
|------------|-----------------|-----------------|
| 603-8960   | PCBA,DEVBOM,M51 | M51_DEVELOPMENT |

BOMOPTION Groups

| BOM GROUP       | BOM OPTIONS   |
|-----------------|---|
| M51_COMMON      | COMMON,M51_COMMON1,M51_COMMON2,ALTERNATE                            |
| M51_COMMON1     | CPU_TSENS_EXT,GPU_TSENS_INT,GPU_TSENS_EXT,MXM_ROM,NBCFG_PEG_REVERSE |
| M51_COMMON2     | SB_SYSRST_4_PVT,ITP,MEROM,AMB_TSENS,CPU_PWR_SENSE,MXM_PWR_SENSE     |
| M51_DEVELOPMENT | DEVELOPMENT,M51_DEV1  |
| M51_DEV1        | CPU_TSENS_INT,SYS_PWR_SENSE   |

BarCode Label / EEE #'s

MEROM BOM OPTION DUE TO PAGE 76 SHARING W/ M50

| PART NUMBER | QTY | DESCRIPTION              | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------|---------------|----------|------------|
| 825-6447    | 1   | BAR CODE LABEL, MLB, M51 | [EEE:VMD]     | CRITICAL | EEE_VMD    |
| 825-6447    | 1   | BAR CODE LABEL, MLB, M51 | [EEE:V4K]     | CRITICAL | EEE_V4K    |

CHIPSET, ROMS, ETC.

| PART NUMBER         | QTY | DESCRIPTION                             | REFERENCE DES | CRITICAL | BOM OPTION |
|---------------------|-----|---|---------------|----------|------------|
| 511S0025            | 1   | IC,CPU-SKT,479BGA                       | J0700         | CRITICAL |            |
| 338S0328            | 1   | IC,945PM,NORTHBRIDGE                    | U1200         | CRITICAL |            |
| 343S0385            | 1   | IC,SB,652BGA                            | U2100         | CRITICAL |            |
| 359S0117            | 1   | IC,SLG84435,CLK GEN,68PIN QFN           | U3301         | CRITICAL |            |
| 338S0270            | 1   | IC,88E8053,GIGABIT ENET XCVR,64P QFN,NO | U4101         | CRITICAL |            |
| (33580382) 341S1797 | 1   | IC,ENET LAN ROM                         | U4102         | CRITICAL |            |
| 341S1789            | 1   | IC,TPM,TSSOP,28P                        | U6700         | CRITICAL | TPM        |
| 353S1465            | 1   | IC,CPU VREG,IMVP,TWO PHASE,SCREENED     | U7500         | CRITICAL |            |
| (33580384) 341S1892 | 1   | IC,2K I2C EEPROM,MXM,M51                | U8570         | CRITICAL | MXM_ROM    |
| (33850274) 341T0019 | 1   | IC,EFI BOOT ROM,M51                     | U6301         | CRITICAL |            |
| 341T0020            | 1   | IC,SMC,M51                              | U5800         | CRITICAL |            |

PROCESSORS

| PART NUMBER | QTY | DESCRIPTION        | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------|---------------|----------|------------|
| 337S3392    | 1   | MEROM 2.33GHZ, M51 | CPU           | CRITICAL | M51_BEST   |
| 337S3390    | 1   | MEROM 2.16GHZ, M51 | CPU           | CRITICAL | M51_BETTER |

Misc. Parts

| PART NUMBER | QTY | DESCRIPTION                 | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------------------|---------------|----------|------------|
| 742-0048    | 1   | BAT,COIN,3V,220MAH,CR2032   | BT2600        | CRITICAL | NOSTUFF    |
| 820-2038    | 1   | IO ALIGNMENT BOARD, M51     | PCB2          | CRITICAL |            |
| 946-0743    | 1   | IO ALIGNMENT BOARD ADHESIVE | ADH1          | CRITICAL |            |
| 378S0193    | 1   | LED,WHITE,740MCD,LF,3X2MM   | LED5950       | CRITICAL |            |

BATTERY IS INSTALLED AT FATP

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:           |
|-------------|---------------------------|------------|---------|---------------------|
| 126S0086    | 126S0078                  |            | ALL     | Sanyo alt for Nich. |
| 126S0099    | 126S0073                  |            | ALL     | Sanyo alt for Nich. |
| 126S0068    | 126S0088                  |            | ALL     | Sanyo alt for Nich. |
| 124-0361    | 124-0339                  |            | ALL     | SANYO ALT           |

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:            |
|-------------|---------------------------|------------|---------|----------------------|
| 378S0141    | 378S0140                  |            | ALL     | GREEN LED ALT.       |
| 353S1461    | 353S1465                  |            | U7500   | CPU VREG NEW REV     |
| 740S0044    | 740S0028                  |            | F9710   | DVI DDC (LITTLEFUSE) |

SENSOR STUFFING OPTIONS

MUST STUFF WHEN SYS\_PWR\_SENSE IS NOT STUFFED (I.E. WHEN DEVELOPMENT BOM IS NOT STUFFED)

| PART#    | QTY | DESCRIPTION         | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------------|-------------------------|------------|
| 102S0699 | 1   | RES,0-OHM,2010      | R7650                   | PRODUCTION |
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C7650                   | PRODUCTION |
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C7650                   | PRODUCTION |

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN MXM\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

| PART#    | QTY | DESCRIPTION         | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------------|-------------------------|------------|
| 107S0070 | 1   | RES,0-OHM,2512      | R8450                   | NOSTUFF    |
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C8458                   | NOSTUFF    |
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C8459                   | NOSTUFF    |

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

MUST STUFF WHEN CPU\_PWR\_SENSE IS NOT STUFFED (IF THIS MOVES TO DEV BOM)

| PART#    | QTY | DESCRIPTION         | REFERENCE DESIGNATOR(S) | BOM OPTION |
|----------|-----|---------------------|-------------------------|------------|
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C7602                   | NOSTUFF    |
| 116S0090 | 1   | RES,10K-OHM,5%,0402 | C7612                   | NOSTUFF    |

PULL-DOWNS FOR UNUSED PINS WHEN DEVELOPMENT SENSORS ARE GONE

BOM Config

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | OF             |      |
| NONE                | 4    | 97             |      |

8

7

6

5

4

3

2

1

LAYOUT: PLACE CLOSE TO DESTINATION  
\* OPPOSITE END FROM CLOCK BUFFER

FSB SIGNALS

34 21 SB\_CLK100M\_SATA\_P PP6C4 OMIT P4MM  
34 21 SB\_CLK100M\_SATA\_N PP6C5 OMIT P4MM

12 11 7 FSB\_CPURST\_L PP621 OMIT P4MM

1473 NC\_NB\_CFG<17> MAKE\_BASE=TRUE  
1474 NC\_NB\_CFG<15> MAKE\_BASE=TRUE  
1475 NC\_NB\_CFG<14> MAKE\_BASE=TRUE  
1476 NC\_NB\_CFG<13> MAKE\_BASE=TRUE  
1477 NC\_NB\_CFG<12> MAKE\_BASE=TRUE  
1478 NC\_NB\_CFG<11> MAKE\_BASE=TRUE  
1479 NC\_NB\_CFG<10> MAKE\_BASE=TRUE  
1480 NC\_NB\_CFG<8> MAKE\_BASE=TRUE  
1481 NC\_NB\_CFG<6> MAKE\_BASE=TRUE  
1482 NC\_NB\_CFG<4> MAKE\_BASE=TRUE  
1483 NC\_NB\_CFG<3> MAKE\_BASE=TRUE

PPVCORE\_CPU FUNC\_TEST=TRUE  
PP3V3\_S5 FUNC\_TEST=TRUE  
PP2V5\_S5 FUNC\_TEST=TRUE  
PP1V8\_S3 FUNC\_TEST=TRUE  
PP1V2\_S3 FUNC\_TEST=TRUE  
PP1V5\_S0 FUNC\_TEST=TRUE  
PP1V05\_S0 FUNC\_TEST=TRUE  
PP5V\_S5 FUNC\_TEST=TRUE  
PP5V\_S0 FUNC\_TEST=TRUE  
PP5V\_S5 FUNC\_TEST=TRUE  
PP3V3\_S5 FUNC\_TEST=TRUE  
PP3V3\_S0 FUNC\_TEST=TRUE  
PP24V\_S0 FUNC\_TEST=TRUE

XDP\_BPM\_L<3> FUNC\_TEST=TRUE  
XDP\_BPM\_L<2> FUNC\_TEST=TRUE  
XDP\_BPM\_L<1> FUNC\_TEST=TRUE  
XDP\_BPM\_L<0> FUNC\_TEST=TRUE  
XDP\_DBRESET\_L FUNC\_TEST=TRUE  
SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
POWER\_BUTTON\_L FUNC\_TEST=TRUE  
LPC\_AD<0> FUNC\_TEST=TRUE  
LPC\_AD<1> FUNC\_TEST=TRUE  
LPC\_AD<2> FUNC\_TEST=TRUE  
LPC\_AD<3> FUNC\_TEST=TRUE  
LPC\_FRAME\_L FUNC\_TEST=TRUE  
PM\_CLKRUN\_L FUNC\_TEST=TRUE  
BOOT\_LPC\_SPI\_L FUNC\_TEST=TRUE  
DEBUG\_RST\_L FUNC\_TEST=TRUE  
FWH\_INIT\_L FUNC\_TEST=TRUE  
PCI\_CLK\_PORT80 FUNC\_TEST=TRUE  
INT\_SERIRQ FUNC\_TEST=TRUE  
PM\_SUS\_STAT\_L FUNC\_TEST=TRUE  
SMC\_MD1 FUNC\_TEST=TRUE  
SMC\_RST\_L FUNC\_TEST=TRUE  
SMC\_NMI FUNC\_TEST=TRUE  
SV\_SET\_UP FUNC\_TEST=TRUE  
ISENSF\_CAL\_EN FUNC\_TEST=TRUE  
INV\_ENABLE\_BL FUNC\_TEST=TRUE  
LCD\_PWM FUNC\_TEST=TRUE  
CPU\_VID<0> FUNC\_TEST=TRUE  
CPU\_VID<1> FUNC\_TEST=TRUE  
CPU\_VID<2> FUNC\_TEST=TRUE  
CPU\_VID<3> FUNC\_TEST=TRUE  
CPU\_VID<4> FUNC\_TEST=TRUE  
CPU\_VID<5> FUNC\_TEST=TRUE  
CPU\_VID<6> FUNC\_TEST=TRUE  
PM\_DPRST\_PVR FUNC\_TEST=TRUE  
CPU\_DPRST\_L FUNC\_TEST=TRUE  
VR\_PWRGOOD\_DELAY FUNC\_TEST=TRUE  
VR\_PWRGD\_CK410 FUNC\_TEST=TRUE  
ALL\_SYS\_PWRGD FUNC\_TEST=TRUE  
PM\_SLP\_S4\_L FUNC\_TEST=TRUE  
PM\_SLP\_S3\_L FUNC\_TEST=TRUE

SMC\_TCK FUNC\_TEST=TRUE  
SMC\_TDI FUNC\_TEST=TRUE  
SMC\_TDO FUNC\_TEST=TRUE  
SMC\_TMS FUNC\_TEST=TRUE  
SMC\_TRST\_L FUNC\_TEST=TRUE  
SMC\_TX\_L FUNC\_TEST=TRUE  
SMC\_RX\_L FUNC\_TEST=TRUE  
SMC\_MANUAL\_RST\_L FUNC\_TEST=TRUE  
XDP\_TCK FUNC\_TEST=TRUE  
XDP\_TDI FUNC\_TEST=TRUE  
XDP\_TDO FUNC\_TEST=TRUE  
XDP\_TMS FUNC\_TEST=TRUE  
XDP\_TRST\_L FUNC\_TEST=TRUE  
POWER\_BUTTON\_L FUNC\_TEST=TRUE  
SW\_RST\_BTN\_L FUNC\_TEST=TRUE  
NB\_TSENS\_HS\_DXP FUNC\_TEST=TRUE  
NB\_TSENS\_HS\_DYN FUNC\_TEST=TRUE  
CPU\_XDP\_CLK\_N FUNC\_TEST=TRUE  
CPU\_XDP\_CLK\_P FUNC\_TEST=TRUE  
ITPRESET\_L FUNC\_TEST=TRUE  
XDP\_BPM\_L<5> FUNC\_TEST=TRUE  
XDP\_BPM\_L<4> FUNC\_TEST=TRUE

D

D

34 23 SB\_CLK14P3M\_TIMER PP6D9 OMIT P4MM  
34 23 SB\_CLK48M\_USBC1LR PP6E0 OMIT P4MM

LAYOUT NOTE: PLACE NEAR NORTHBRIDGE

I513 TP\_PCI\_GNT3\_L MAKE\_BASE=TRUE  
PCI\_GNT3\_L

SPARE\_USB\_PORT  
USB\_F\_N TP\_USB\_F\_N MAKE\_BASE=TRUE  
USB\_F\_P TP\_USB\_F\_P MAKE\_BASE=TRUE

PCI\_CLK\_SB PP6D0 OMIT P4MM  
PCI\_CLK\_FW PP626 OMIT P4MM  
PCI\_CLK\_SMC PP627 OMIT P4MM

LAYOUT NOTE: PLACE NEAR SOUTHBRIDGE

VR\_PWRGOOD\_DELAY PP665 OMIT P4MM  
NB\_RST\_IN\_LR PP666 OMIT P4MM

INVERTER\_DOES\_NOT\_USE\_THIS\_SIGNAL  
LVDS\_BKLTEN TP\_LVDS\_BKLTEN MAKE\_BASE=TRUE

C

C

IDE\_PDIO\_L PP6C6 OMIT P4MM  
IDE\_PDIO\_RYD PP6C7 OMIT P4MM  
IDE\_PDD<9> PP6C8 OMIT P4MM

DMI\_S2N\_N<0> PP673 OMIT P4MM  
DMI\_S2N\_P<0> PP674 OMIT P4MM  
MEM\_VREF\_NB\_0 PP6E1 OMIT P4MM  
MEM\_VREF\_NB\_1 PP675 OMIT P4MM

NC\_AUD\_BI\_PORT\_G\_L NO\_TEST=TRUE  
NC\_AUD\_VREF\_PORT\_C NO\_TEST=TRUE  
NC\_AUD\_VREF\_PORT\_D NO\_TEST=TRUE  
NC\_SMC\_BATT\_CHG\_EN NO\_TEST=TRUE  
NC\_SMC\_BATT\_ISET NO\_TEST=TRUE  
NC\_SMC\_BATT\_TRICKLE\_PU\_L NO\_TEST=TRUE  
NC\_SMC\_BATT\_VSET NO\_TEST=TRUE  
NC\_SMC\_P20 NO\_TEST=TRUE  
NC\_SMC\_P21 NO\_TEST=TRUE  
NC\_SMC\_P22 NO\_TEST=TRUE  
NC\_SMC\_P23 NO\_TEST=TRUE  
NC\_SMC\_P26 NO\_TEST=TRUE  
NC\_SMC\_P27 NO\_TEST=TRUE  
NC\_SMC\_SYS\_ISET NO\_TEST=TRUE  
NC\_SMC\_SYS\_VSET NO\_TEST=TRUE  
NC\_SMS\_X\_AXIS NO\_TEST=TRUE  
NC\_SMS\_Y\_AXIS NO\_TEST=TRUE  
NC\_SMS\_Z\_AXIS NO\_TEST=TRUE

NC\_J7302\_3 NO\_TEST=TRUE  
NC\_J7302\_6 NO\_TEST=TRUE  
NC\_AUD\_BI\_PORT\_E\_L NO\_TEST=TRUE  
NC\_AUD\_BI\_PORT\_E\_R NO\_TEST=TRUE  
NC\_SMC\_MEM\_ISENSE NO\_TEST=TRUE  
NC\_AUD\_BI\_PORT\_H\_L NO\_TEST=TRUE  
NC\_AUD\_BI\_PORT\_H\_R NO\_TEST=TRUE  
NC\_AUD\_VREF\_PORT\_B NO\_TEST=TRUE

TP\_MEM\_B\_A<15> NO\_TEST=TRUE  
TP\_MEM\_B\_A<14> NO\_TEST=TRUE

PCIE\_B\_D2R\_P PP600 OMIT P4MM  
PCIE\_B\_D2R\_N PP601 OMIT P4MM  
DMI\_N2S\_P<0> PP6D3 OMIT P4MM  
DMI\_N2S\_N<0> PP6D4 OMIT P4MM

LPC\_FRAME\_L PP6D8 OMIT P4MM  
SPI\_SO PP612 OMIT P4MM  
SPI\_SI PP613 OMIT P4MM

B

B

ALL\_I2C\_BUSES (PLACE IN ACCESSIBLE LOCATION TOP SIDE)

SMBUS\_SB\_SCL PP604 OMIT P4MM  
SMBUS\_SB\_SDA PP605 OMIT P4MM

SMBUS\_SMC\_A\_S3\_SCL PP610 OMIT P4MM  
SMBUS\_SMC\_A\_S3\_SDA PP611 OMIT P4MM

A


A

PEG\_R2D\_C\_N<0> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<0> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<1> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<1> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<2> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<2> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<3> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<3> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<4> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<4> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<5> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<5> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<6> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<6> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<7> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<7> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<8> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<8> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<9> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<9> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<10> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<10> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<11> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<11> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<12> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<12> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<13> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<13> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<14> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<14> NO\_TEST=TRUE  
PEG\_R2D\_C\_N<15> NO\_TEST=TRUE  
PEG\_R2D\_C\_P<15> NO\_TEST=TRUE

PEG\_R2D\_N<0> NO\_TEST=TRUE  
PEG\_R2D\_P<0> NO\_TEST=TRUE  
PEG\_R2D\_N<1> NO\_TEST=TRUE  
PEG\_R2D\_P<1> NO\_TEST=TRUE  
PEG\_R2D\_N<2> NO\_TEST=TRUE  
PEG\_R2D\_P<2> NO\_TEST=TRUE  
PEG\_R2D\_N<3> NO\_TEST=TRUE  
PEG\_R2D\_P<3> NO\_TEST=TRUE  
PEG\_R2D\_N<4> NO\_TEST=TRUE  
PEG\_R2D\_P<4> NO\_TEST=TRUE  
PEG\_R2D\_N<5> NO\_TEST=TRUE  
PEG\_R2D\_P<5> NO\_TEST=TRUE  
PEG\_R2D\_N<6> NO\_TEST=TRUE  
PEG\_R2D\_P<6> NO\_TEST=TRUE  
PEG\_R2D\_N<7> NO\_TEST=TRUE  
PEG\_R2D\_P<7> NO\_TEST=TRUE  
PEG\_R2D\_N<8> NO\_TEST=TRUE  
PEG\_R2D\_P<8> NO\_TEST=TRUE  
PEG\_R2D\_N<9> NO\_TEST=TRUE  
PEG\_R2D\_P<9> NO\_TEST=TRUE  
PEG\_R2D\_N<10> NO\_TEST=TRUE  
PEG\_R2D\_P<10> NO\_TEST=TRUE  
PEG\_R2D\_N<11> NO\_TEST=TRUE  
PEG\_R2D\_P<11> NO\_TEST=TRUE  
PEG\_R2D\_N<12> NO\_TEST=TRUE  
PEG\_R2D\_P<12> NO\_TEST=TRUE  
PEG\_R2D\_N<13> NO\_TEST=TRUE  
PEG\_R2D\_P<13> NO\_TEST=TRUE  
PEG\_R2D\_N<14> NO\_TEST=TRUE  
PEG\_R2D\_P<14> NO\_TEST=TRUE  
PEG\_R2D\_N<15> NO\_TEST=TRUE  
PEG\_R2D\_P<15> NO\_TEST=TRUE

PEG\_D2R\_N<0> NO\_TEST=TRUE  
PEG\_D2R\_P<0> NO\_TEST=TRUE  
PEG\_D2R\_N<1> NO\_TEST=TRUE  
PEG\_D2R\_P<1> NO\_TEST=TRUE  
PEG\_D2R\_N<2> NO\_TEST=TRUE  
PEG\_D2R\_P<2> NO\_TEST=TRUE  
PEG\_D2R\_N<3> NO\_TEST=TRUE  
PEG\_D2R\_P<3> NO\_TEST=TRUE  
PEG\_D2R\_N<4> NO\_TEST=TRUE  
PEG\_D2R\_P<4> NO\_TEST=TRUE  
PEG\_D2R\_N<5> NO\_TEST=TRUE  
PEG\_D2R\_P<5> NO\_TEST=TRUE  
PEG\_D2R\_N<6> NO\_TEST=TRUE  
PEG\_D2R\_P<6> NO\_TEST=TRUE  
PEG\_D2R\_N<7> NO\_TEST=TRUE  
PEG\_D2R\_P<7> NO\_TEST=TRUE  
PEG\_D2R\_N<8> NO\_TEST=TRUE  
PEG\_D2R\_P<8> NO\_TEST=TRUE  
PEG\_D2R\_N<9> NO\_TEST=TRUE  
PEG\_D2R\_P<9> NO\_TEST=TRUE  
PEG\_D2R\_N<10> NO\_TEST=TRUE  
PEG\_D2R\_P<10> NO\_TEST=TRUE  
PEG\_D2R\_N<11> NO\_TEST=TRUE  
PEG\_D2R\_P<11> NO\_TEST=TRUE  
PEG\_D2R\_N<12> NO\_TEST=TRUE  
PEG\_D2R\_P<12> NO\_TEST=TRUE  
PEG\_D2R\_N<13> NO\_TEST=TRUE  
PEG\_D2R\_P<13> NO\_TEST=TRUE  
PEG\_D2R\_N<14> NO\_TEST=TRUE  
PEG\_D2R\_P<14> NO\_TEST=TRUE  
PEG\_D2R\_N<15> NO\_TEST=TRUE  
PEG\_D2R\_P<15> NO\_TEST=TRUE

MISC\_GROUND\_VIAS



FUNC\_TEST\_1\_OF\_2

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE\_OF\_PROPRIETARY\_PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-7039 REV. A SCALE NONE SHEET 5 OF 97

8

7

6

5






4

3

2


1

SYSTEM STATUS



HEATSINK BACKER PLATE STANDOFFS

LOCATED NORTH OF CPU




POWER CONN / MISC

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 6 OF           | 97   |
| NONE                |      |                |      |



**CPU 1 OF 2-FSB**

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | OF             |      |
| NONE                | 7    | 97             |      |



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |             |                |      |
|---------------------|-------------|----------------|------|
| APPLE COMPUTER INC. | SIZE        | DRAWING NUMBER | REV. |
|                     | D           | 051-7039       | A    |
| SCALE               | SHT 8 OF 97 |                |      |
| NONE                |             |                |      |



8

7

6

5


4

3

2


1

### CPU HEATSINK MOUNTING HOLES




WE HAD A 330UF ELEC CAP HERE FOR 1.05V RAIL - CHECK WE CAN REMOVE

### VCCP CORE DECOUPLING



### VCC CORE DECOUPLING

DESIGN FOR 44 CERAMIC AND 3 ELECT BULK 1800UF



### CPU DECAPS & VID<>

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 9 OF           | 97   |
| NONE                |      |                |      |

D

C

B

A

D


C

B

A

CPU INTERNAL DIODE THERMAL SENSOR


NOTE:  
IF CPU T DIODE TO BE READ IN OFF STATE,  
THEN THIS SHOULD BE S5



LAYOUT NOTE:  
ADD GND GUARD TRACES FOR CPU\_THERMD\_P/N  
ROUTE ON SAME LAYER WITH 0.254MM TRACE WIDTH & SPACING.


NOTE: SYMBOL SHOULD BE SHOWN ADT7461A

NB HEATSINK TEMPERATURE SENSE



I2C ADDRESS: 90 (1001 000)

CPU AND GPU REMOTE HEATSINK THERMAL SENSORS




I2C ADDR:0x94

I2C ADDR:0x94


I2C ADDR:0x96

MXM CARD TEMPERATURE SENSOR  
(GPU INTERNAL DIODE)



NOTE: I2C ADDR:98(1001 100) ON NVIDIA CARD  
MAY NOT BE CONSISTENT WITH OTHER CARDS

AMBIENT TEMPERATURE (CPU FAN INTAKE) SENSOR



ASIC TEMP SENSORS


SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 10 OF          | 97   |
| NONE                |      |                |      |


### CPU ITP700FLEX DEBUG SUPPORT



ITP TCK SIGNAL LAYOUT NOTE:  
ROUTE THE TCK SIGNAL FROM ITP700FLEX CONNECTOR'S TCK PIN TO CPU'S TCK PIN AND THEN FORK BACK FROM CPU TCK PIN AND ROUTE BACK TO ITP700FLEX CONNECTOR'S FBO PIN.

**CPU ITP700FLEX DEBUG**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 11 OF 97       |      |
| NONE                |      |                |      |



**NB CPU Interface**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 12 OF 97       |      |
| NONE                |      |                |      |


**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.

**TV-Out Disable**  
 Tie DACx\_OUT, IRTNx, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVVBG to 1.5V power rail. Tie VSSA\_TVVBG to GND.

**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



SDVO Alternate Function  
 SDVO\_TVCLKIN#  
 SDVO\_INT#  
 SDVO\_FLDSTALL#


SDVO\_TVCLKIN  
 SDVO\_INT  
 SDVO\_FLDSTALL

SDVOB\_RED#  
 SDVOB\_GREEN#  
 SDVOB\_BLUE#  
 SDVOB\_CLKN  
 SDVOC\_RED#  
 SDVOC\_GREEN#  
 SDVOC\_BLUE#  
 SDVOC\_CLKN

SDVOB\_RED  
 SDVOB\_GREEN  
 SDVOB\_BLUE  
 SDVOB\_CLKP  
 SDVOC\_RED  
 SDVOC\_GREEN  
 SDVOC\_BLUE  
 SDVOC\_CLKP

**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 13 OF 97       |      |
| NONE                |      |                |      |



**NB Misc Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  |                | OF   |
| NONE                | 14   |                | 97   |



**NB DDR2 Interfaces**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHEET<br>15 OF 97                 |                  |



NCTF balls are Not Critical To Function  
 These connections can break without impacting part performance.  
 OMIT

U1200  
 945GM  
 NB  
 BGA  
 (7 OF 10)  
 NCTF

VCC\_NCTF0  
 VCC\_NCTF1  
 VCC\_NCTF2  
 VCC\_NCTF3  
 VCC\_NCTF4  
 VCC\_NCTF5  
 VCC\_NCTF6  
 VCC\_NCTF7  
 VCC\_NCTF8  
 VCC\_NCTF9  
 VCC\_NCTF10  
 VCC\_NCTF11  
 VCC\_NCTF12  
 VCC\_NCTF13  
 VCC\_NCTF14  
 VCC\_NCTF15  
 VCC\_NCTF16  
 VCC\_NCTF17  
 VCC\_NCTF18  
 VCC\_NCTF19  
 VCC\_NCTF20  
 VCC\_NCTF21  
 VCC\_NCTF22  
 VCC\_NCTF23  
 VCC\_NCTF24  
 VCC\_NCTF25  
 VCC\_NCTF26  
 VCC\_NCTF27  
 VCC\_NCTF28  
 VCC\_NCTF29  
 VCC\_NCTF30  
 VCC\_NCTF31  
 VCC\_NCTF32  
 VCC\_NCTF33  
 VCC\_NCTF34  
 VCC\_NCTF35  
 VCC\_NCTF36  
 VCC\_NCTF37  
 VCC\_NCTF38  
 VCC\_NCTF39  
 VCC\_NCTF40  
 VCC\_NCTF41  
 VCC\_NCTF42  
 VCC\_NCTF43  
 VCC\_NCTF44  
 VCC\_NCTF45  
 VCC\_NCTF46  
 VCC\_NCTF47  
 VCC\_NCTF48  
 VCC\_NCTF49  
 VCC\_NCTF50  
 VCC\_NCTF51  
 VCC\_NCTF52  
 VCC\_NCTF53  
 VCC\_NCTF54  
 VCC\_NCTF55  
 VCC\_NCTF56  
 VCC\_NCTF57


VSS\_NCTF0  
 VSS\_NCTF1  
 VSS\_NCTF2  
 VSS\_NCTF3  
 VSS\_NCTF4  
 VSS\_NCTF5  
 VSS\_NCTF6  
 VSS\_NCTF7  
 VSS\_NCTF8  
 VSS\_NCTF9  
 VSS\_NCTF10  
 VSS\_NCTF11  
 VSS\_NCTF12

VCCAUX\_NCTF0  
 VCCAUX\_NCTF1  
 VCCAUX\_NCTF2  
 VCCAUX\_NCTF3  
 VCCAUX\_NCTF4  
 VCCAUX\_NCTF5  
 VCCAUX\_NCTF6  
 VCCAUX\_NCTF7  
 VCCAUX\_NCTF8  
 VCCAUX\_NCTF9  
 VCCAUX\_NCTF10  
 VCCAUX\_NCTF11  
 VCCAUX\_NCTF12  
 VCCAUX\_NCTF13  
 VCCAUX\_NCTF14  
 VCCAUX\_NCTF15  
 VCCAUX\_NCTF16  
 VCCAUX\_NCTF17  
 VCCAUX\_NCTF18  
 VCCAUX\_NCTF19  
 VCCAUX\_NCTF20  
 VCCAUX\_NCTF21  
 VCCAUX\_NCTF22  
 VCCAUX\_NCTF23  
 VCCAUX\_NCTF24  
 VCCAUX\_NCTF25  
 VCCAUX\_NCTF26  
 VCCAUX\_NCTF27  
 VCCAUX\_NCTF28  
 VCCAUX\_NCTF29  
 VCCAUX\_NCTF30  
 VCCAUX\_NCTF31  
 VCCAUX\_NCTF32  
 VCCAUX\_NCTF33  
 VCCAUX\_NCTF34  
 VCCAUX\_NCTF35  
 VCCAUX\_NCTF36  
 VCCAUX\_NCTF37  
 VCCAUX\_NCTF38  
 VCCAUX\_NCTF39  
 VCCAUX\_NCTF40  
 VCCAUX\_NCTF41  
 VCCAUX\_NCTF42  
 VCCAUX\_NCTF43  
 VCCAUX\_NCTF44  
 VCCAUX\_NCTF45  
 VCCAUX\_NCTF46  
 VCCAUX\_NCTF47  
 VCCAUX\_NCTF48  
 VCCAUX\_NCTF49  
 VCCAUX\_NCTF50  
 VCCAUX\_NCTF51  
 VCCAUX\_NCTF52  
 VCCAUX\_NCTF53  
 VCCAUX\_NCTF54  
 VCCAUX\_NCTF55  
 VCCAUX\_NCTF56  
 VCCAUX\_NCTF57

**NB Power 1**  
 SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 16 OF 97       |      |
| NONE                |      |                |      |





**NB Power 2**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHEET<br>17 OF 97                 |                  |



**NB Grounds**

SYNC\_MASTER=M50\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHEET<br><b>18</b> OF <b>97</b>   |                  |


### TVOUT DISABLE











### LVDS DISABLE



### DISPLAY DISABLE



### TVOUT DISABLE



**NB (GM) Decoupling**  
 SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 19 OF 97       |      |
| NONE                |      |                |      |

|           |          |
|-----------|----------|
| NB_CFG<3> | RESERVED |
|-----------|----------|

|               |   |
|---------------|---|
| NB_CFG<13:12> | Internal pull-ups<br>00 = Partial Clock Gating Disable<br>01 = XOR Mode Enabled<br>10 = All-Z Mode Enabled<br>11 = Normal Operation |
|---------------|---|

|           |          |
|-----------|----------|
| NB_CFG<4> | RESERVED |
|-----------|----------|

|            |          |
|------------|----------|
| NB_CFG<14> | RESERVED |
|------------|----------|

|                                  |  |
|----------------------------------|--|
| 14_NB_CFG<5><br>Internal pull-up |  |
| NB_CFG<5>                        | High = DMIX4<br>DMI x2 Select<br>Low = DMIX2 |

PROBABLY NOT NEEDED

|            |          |
|------------|----------|
| NB_CFG<15> | RESERVED |
|------------|----------|

|           |          |
|-----------|----------|
| NB_CFG<6> | RESERVED |
|-----------|----------|

|                                   |  |
|-----------------------------------|--|
| 14_NB_CFG<16><br>Internal pull-up |  |
| NB_CFG<16>                        | High = Enabled<br>FSB Dynamic<br>ODT<br>Low = Disabled |

|                                  |  |
|----------------------------------|--|
| 14_NB_CFG<7><br>Internal pull-up |  |
| NB_CFG<7>                        | High = Mobile CPU<br>CPU Strap<br>Low = RESERVED |

|            |          |
|------------|----------|
| NB_CFG<17> | RESERVED |
|------------|----------|

|           |          |
|-----------|----------|
| NB_CFG<8> | RESERVED |
|-----------|----------|

|                                     |  |
|-------------------------------------|--|
| 14_NB_CFG<18><br>Internal pull-down |  |
| NB_CFG<18>                          | High = 1.5V<br>VCC Select<br>Low = 1.05V |

|                                  |   |
|----------------------------------|---|
| 14_NB_CFG<9><br>Internal pull-up |   |
| NB_CFG<9>                        | High = Normal<br>PCIe Graphics<br>Lane Reversal<br>Low = Reversed |

|                                     |   |
|-------------------------------------|---|
| 14_NB_CFG<19><br>Internal pull-down |   |
| NB_CFG<19>                          | High = Reversed<br>DMI Lane<br>Reversal<br>Low = Normal |

|            |          |
|------------|----------|
| NB_CFG<10> | RESERVED |
|------------|----------|


|  |   |
|--|---|
| 945 External Design Spec says reserved |   |
| 14_NB_CFG<20><br>Internal pull-down    |   |
| NB_CFG<20>                             | High = Both active<br>PCIe Backward<br>Interop. Mode<br>Low = Only SDVO<br>or PCIe x1 |

|            |          |
|------------|----------|
| NB_CFG<11> | RESERVED |
|------------|----------|

PROBABLY NOT NEEDED

| NB Config Straps   |                      |
|--|----------------------|
| SYNC_MASTER=M50_HENRY  | SYNC_DATE=08/04/2006 |
| NOTICE OF PROPRIETARY PROPERTY   |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |
| II NOT TO REPRODUCE OR COPY IT   |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | OF             | REV. |
| NONE                | 20   | 97             |      |



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC

NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

| AC '07        | INTEL HIGH DEFINITION AUDIO   |
|---------------|---|
| ACZ_BIT_CLK   | INTERNAL 20K PD ENABLED WHEN<br>- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR<br>INTERNAL 20K PD ONLY ENABLED IN S3COLD                           |
| ACZ_RST#      | NONE  |
| ACZ_SDIN[0-2] | INTERNAL 20K PD   |
| ACZ_SDOUT     | INTERNAL 20K PD ENABLED DURING RESET AND WHEN<br>- LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR<br>- BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED |
| ACZ_SYNC      | INTERNAL 20K PD   |

**SB: 1 OF 4**







SYNC\_MASTER=M50\_DOU6      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 21 OF 97       |      |
| NONE                |      |                |      |



**SB: 2 OF 4**

SYNC\_MASTER=M51\_DUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 22 OF 97       |      |
| NONE                |      |                |      |











**SB: MISC**

SYNC\_MASTER=M50\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 26 OF          | 97   |
| NONE                |      |                |      |


### ICH7-M SMBus Connections




### SMC "0" SMBus Connections




### SMC "A" SMBus Connections



### Unused SMC "Battery A/B" SMBus



### SMC "B" SMBus Connections



### M51 SMBus Connections

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  |                | OF   |
| NONE                | 27   |                | 97   |

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_MEM\_SCL  
 - =I2C\_MEM\_SDA

BOM options provided by this page:  
 (NONE)


## DDR2 VRef

One 0.1uF per connector



## DDR2 Bypass Caps

(For return current)



**DDR2 SO-DIMM Connector A**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 28 OF          | 97   |
| NONE                |      |                |      |



One cap for each side of every RPAK, one cap for every two discrete resistors  
BOMOPTION shown at the top of each group applies to every part below it



**Memory Active Termination**

---

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 30 OF 97       |      |
| NONE                |      |                |      |


Page Notes

Power aliases required by this page:  
- =PP5V\_S0\_MEMVTT  
- =PP1V8\_S0\_MEMVTT  
- =PP0V9\_S0\_MEMVTT\_LDO

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)

DDR2 Vtt Regulator



Memory Vtt Supply  
SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 31 OF 97       |      |
| NONE                |      |                |      |



(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

- (FROM ICH7 GPIO18 STPPCI\* )
- (FROM ICH7 GPIO20 STPCPU\* )
- (CPU HOST 133/167MHZ)
- (GMCH HOST 133/167MHZ)
- (ITP HOST 133/167MHZ)
- (GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)
- (GPU PCI-E 100 MHZ )
- NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?
- (ICH7M DMI 100 MHZ )
- (FOR PCI-E CARD)
- (ICH SATA 100 MHZ)
- (FROM ICH7 GPIO35) (SIGNAL NAME WILL BE CHANGED POST PROTO TO REMOVE 100M FROM SIGNAL NAME)
- (GMCH G\_CLKIN 100 MHZ )
- (FROM GMCH CLK\_REQ\*)
- (WIRELESS PCI-E 100 MHZ )
- (NOT USED )
- (GIGA LAN PCI-E 100 MHZ )
- (GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)
- (FROM CPU VCORE PWR GOOD)
- (ICH7M USB 48MHZ)
- (ICH7M,SIO,LPC REF. 14.318MHZ)

| FCTSEL1 | FCTSEL0 | PIN 6          | PIN 7      | PIN 10    | PIN 11    |
|---------|---------|----------------|------------|-----------|-----------|
| 0       | 0       | DOT96T         | DOT96C     | 100MT_SST | 100MC_SST |
| 0       | 1       | DOT96T         | DOT96C     | SRCT0     | SRCC0     |
| 1       | 0       | 27M_NON_SPREAD | 27M_SPREAD | SRCT0     | SRCC0     |
| 1       | 1       | OFF LOW        | TBD        | SRCT0     | SRCC0     |

\* FOR INT. GRAPHIC SYSTEM  
\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**

SYNC\_MASTER=M50\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING








I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 33 OF 97       |      |
| NONE                |      |                |      |




FSB FREQUENCY SELECT:

|                            | STUFF                   | NO STUFF                |
|----------------------------|-------------------------|-------------------------|
| CPU DRIVEN                 | R3454<br>R3455<br>R3461 | R3452<br>R3453<br>R3463 |
| 533MHZ<br>(133MHZ CPU CLK) | R3459<br>R3460<br>R3461 | R3454<br>R3455<br>R3463 |
| 667MHZ<br>(166MHZ CPU CLK) | R3452<br>R3453<br>R3463 | R3459<br>R3460<br>R3461 |



NOTE: USE THESE PULL-DOWNS IF NOT CONNECTED TO GPIO'S

NOTE: CLKREQ1 SHOULD BE DRIVEN OR PULLED DOWN BY HXM GRAPHICS CARD.



CLOCKS: TERMINATIONS

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE




II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 34 OF          | 97   |
| NONE                |      |                |      |

### PATA (ODD) CONNECTOR

CRITICAL  
J3801  
87151-5005N  
P-RT-SM





### SATA CONNECTOR


CRITICAL  
J3800  
EP00-081-91  
M-ST-SM

VALUE=3900PF IN REFERENCE SCHEM


NOTE: GO TO SB AND SMC



PLACE C3805-06 CLOSE TO J3801 FOR PP5V\_S0\_PATA. APPLY A WIDE TRACE SHAPE FROM J3801 TO C3805-06. MIN NECK & MIN LINE WIDTH ARE CONTROLLED BY PP5V\_S0 1MM / 0.6MM.



SATA PORT 0 IS NOT USED



### Disk Connectors

SYNC\_MASTER=M51\_D0UG SYNC\_DATE=08/04/2006

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 38 OF 97       |      |
| NONE                |      |                |      |



**ETHERNET CONTROLLER**

SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHEET<br><b>41</b> OF <b>97</b>   |                  |



**ETHERNET MISC**

SYNC\_MASTER=M51\_DOUG      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHT<br>42 OF 97                   |                  |





8 7 6 5 4 3 2 1

D

D

C

C

B

B


A

A


|  |                      |
|--|----------------------|
| <b>FW: 1394B-LINK/PHY</b>  |                      |
| SYNC_MASTER=M51 DOUG   | SYNC_DATE=08/04/2006 |
| NOTICE OF PROPRIETARY PROPERTY   |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |
| II NOT TO REPRODUCE OR COPY IT   |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |

|                         |      |                |      |
|-------------------------|------|----------------|------|
| <br>APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                         | D    | 051-7039       | A    |
| SCALE                   | SHT  | 44 OF 97       |      |
| NONE                    |      |                |      |



1394 PHY DATA/STROBE AND POWER CLASS OPTIONS




1394 PHY 1.95V REGULATOR





1394 PHY CRYSTAL OSCILLATOR



1394 LINK POWER ON RESET AND PCI RESET



- FW LINK D0 MAKE\_BASE=TRUE == FW\_PHY\_D0
  - FW LINK D1 MAKE\_BASE=TRUE == FW\_PHY\_D1
  - FW LINK D2 MAKE\_BASE=TRUE == FW\_PHY\_D2
  - FW LINK D3 MAKE\_BASE=TRUE == FW\_PHY\_D3
  - FW LINK D4 MAKE\_BASE=TRUE == FW\_PHY\_D4
  - FW LINK D5 MAKE\_BASE=TRUE == FW\_PHY\_D5
  - FW LINK D6 MAKE\_BASE=TRUE == FW\_PHY\_D6
  - FW LINK D7 MAKE\_BASE=TRUE == FW\_PHY\_D7
  - FW LINK CTL0 MAKE\_BASE=TRUE == FW\_PHY\_CTL0
  - FW LINK CTL1 MAKE\_BASE=TRUE == FW\_PHY\_CTL1
  - FW LINK LCLK MAKE\_BASE=TRUE == FW\_PHY\_LCLK
  - FW LINK LPS MAKE\_BASE=TRUE == FW\_PHY\_LPS
  - FW LINK LREQ MAKE\_BASE=TRUE == FW\_PHY\_LREQ
  - FW LINK PCLK MAKE\_BASE=TRUE == FW\_PHY\_PCLK
  - FW LINK LINKON MAKE\_BASE=TRUE == FW\_PHY\_LINKON
  - FW LINK PINT MAKE\_BASE=TRUE == FW\_PHY\_PINT
- NOTE: 1K IS PER TI SPEC TO BALANCE OUT THE 470 PULLUP ON DS2
- NORMALLY TERMINATIONS WOULD GO HERE...
- SIMULATIONS SHOW THAT TERMINATIONS WERE NOT NEEDED FOR M51
- CONSTRAIN NETS TO 200-250PS IF NO TERM-Rs...





|  |                      |  |
|--|----------------------|--|
| <b>FW: 1394B MISC</b>  |                      |  |
| SYNC_MASTER=M51 DOUG   | SYNC_DATE=08/04/2006 |  |
| NOTICE OF PROPRIETARY PROPERTY   |                      |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |  |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |  |
| II NOT TO REPRODUCE OR COPY IT   |                      |  |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |  |

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 45 OF          | 97   |
| NONE                |      |                |      |







# External USB Ports



## IR RECEIVER & ALS




## CAMERA & MIC



## BLUETOOTH

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:           |
|-------------|---------------------------|------------|---------|---------------------|
| 15580232    | 15580289                  |            | L4712   | ORIGINAL TORO CHOKE |
| 15580232    | 15580289                  |            | L4722   | ORIGINAL TORO CHOKE |
| 15580232    | 15580289                  |            | L4732   | ORIGINAL TORO CHOKE |
| 15580232    | 15580289                  |            | L4752   | ORIGINAL TORO CHOKE |



## USB Device Interfaces

SYNC\_MASTER=M51 DOUG SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |             |               |        |
|---------------------|-------------|---------------|--------|
| APPLE COMPUTER INC. | SCALE: NONE | SHT: 47 OF 97 | REV. A |
| D                   | 51-7039     |               |        |



LAYOUT NOTE:  
 PLACE R5302-03 SUCH THAT STUB LENGTH IS  
 MINIMIZED IF THE RESISTORS ARE NOT STUFFED

CRITICAL  
**SDF5300**  
 STDOFF-5.60D1.63H-1.35-TH

CRITICAL  
**SDF5301**  
 STDOFF-5.60D1.63H-1.35-TH

**AIRPORT CONN**  
 SYNC\_MASTER=M51\_DOUG SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHT<br>53 OF 97                   |                  |

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

PCI-E X1 PORT "A" = ETHERNET (YUKON)

22 PCIE\_A\_R2D\_C\_N == PCIE\_ENET\_R2D\_C\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_R2D\_C\_P == PCIE\_ENET\_R2D\_C\_P 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_N == PCIE\_ENET\_D2R\_N 41  
MAKE\_BASE=TRUE

22 PCIE\_A\_D2R\_P == PCIE\_ENET\_D2R\_P 41  
MAKE\_BASE=TRUE

PCI-E X1 PORT "B" = MINI CARD (AIRPORT)

22 PCIE\_B\_R2D\_C\_N == PCIE\_AIRPORT\_R2D\_C\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_R2D\_C\_P == PCIE\_AIRPORT\_R2D\_C\_P 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_N == PCIE\_AIRPORT\_D2R\_N 53  
MAKE\_BASE=TRUE

22 PCIE\_B\_D2R\_P == PCIE\_AIRPORT\_D2R\_P 53  
MAKE\_BASE=TRUE

PCI-E X1 PORTS C, D, E, F = UNUSED

22 PCIE\_C\_R2D\_C\_N == TP\_PCIE\_C\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_R2D\_C\_P == TP\_PCIE\_C\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_N == TP\_PCIE\_C\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_C\_D2R\_P == TP\_PCIE\_C\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_N == TP\_PCIE\_D\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_R2D\_C\_P == TP\_PCIE\_D\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_N == TP\_PCIE\_D\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_D\_D2R\_P == TP\_PCIE\_D\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_N == TP\_PCIE\_E\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_E\_R2D\_C\_P == TP\_PCIE\_E\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_E\_D2R\_N == TP\_PCIE\_E\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_E\_D2R\_P == TP\_PCIE\_E\_D2R\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_N == TP\_PCIE\_F\_R2D\_C\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_R2D\_C\_P == TP\_PCIE\_F\_R2D\_C\_P  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_N == TP\_PCIE\_F\_D2R\_N  
MAKE\_BASE=TRUE

22 PCIE\_F\_D2R\_P == TP\_PCIE\_F\_D2R\_P  
MAKE\_BASE=TRUE

Preliminary

PCI-E CONNECTIONS

SYNC\_MASTER=M51\_DOUG SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-7039       | A    |
| SCALE | SHT            | OF   |
| NONE  | 54             | 97   |

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT SMC\_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

| U5800 SMC_H8S2116 (1 OF 4) |                                 | U5800 SMC_H8S2116 (2 OF 4) |  |
|----------------------------|---------------------------------|----------------------------|--|
| 23                         | PM LAN_ENABLE B12 P10           | 60                         | SMC RCIN L R3 PA0/KIN8*/PA2DC              |
| 23                         | SMC_RSTGATE L C13 P11           | 60                         | BOOT LPC SPI L P3 PA1/KIN9*/PA2DD          |
| 84 77 26                   | ALL_SYS_PWRGD A15 P12           | 62                         | PM_SYSRST L R2 PA2/KIN10*/PS2AC            |
| 74                         | RSMRST_PWRGD B14 P13            | 63                         | SMC_TPM_RESET L N3 PA3/KIN11*/PS2AD        |
| 23                         | SMC_SB_NMI B15 P14              | 64                         | PM_EXTRTS L R1 PA4/KIN12*/PS2BC            |
| 23                         | PM_RSMRST L C14 P15             | 10                         | PM_THRM L N2 PA5/KIN13*/PS2BD              |
| 75                         | IMVP_VR_ON D12 P16              | 10                         | SYS_ONEWIRE M4 PA6/KIN14*/PS2CC            |
| 23                         | PM_PWRBTN L C15 P17             | 23                         | PM_BATLOW L N1 PA7/KIN15*/PS2CD            |
| 59                         | SMC_P20 D13 P20                 | 23                         | SMC_EXTSMI L B10 PB0/LSMI*                 |
| 59                         | SMC_P21 D14 P21                 | 23                         | SMC_RUNTIME_SCI L A10 PB1/LSCI             |
| 59                         | SMC_P22 D15 P22                 | 74                         | SMC_ODD_DETECT D10 PB2                     |
| 59                         | SMC_P23 E12 P23                 | 5                          | ISENSE_CAL_EN A11 PB3                      |
| 59                         | SMC_BATT_TRICKLE_EN L E14 P24   | 59                         | SMC_EXCARD_CP B11 PB4                      |
| 59                         | SMC_BATT_CHG_EN E15 P25         | 59                         | SMC_EXCARD_PWR_EN C11 PB5                  |
| 59                         | SMC_P26 E13 P26                 | 59                         | SMC_EXCARD_OC L A12 PB6                    |
| 59                         | SMC_P27 F14 P27                 | 59                         | SMC_XDP_TDO_3_3 D11 PB7                    |
| 67 60 21 5                 | LPC_AD<0> D9 P30/LAD0           | 65                         | SMC_FAN_0_CTL G14 PC0/TIOCA0/WUE8*         |
| 67 60 21 5                 | LPC_AD<1> C9 P31/LAD1           | 65                         | SMC_FAN_1_CTL G15 PC1/TIOCB0/WUE9*         |
| 67 60 21 5                 | LPC_AD<2> A9 P32/LAD2           | 65                         | SMC_FAN_2_CTL G13 PC2/TIOCC0/TCLKA/WUE10*  |
| 67 60 21 5                 | LPC_AD<3> B9 P33/LAD3           | 65                         | SMC_FAN_3_CTL G12 PC3/TIOCD0/TCLKB/WUE11*  |
| 67 60 21 5                 | LPC_FRAME L D8 P34/LFRAME*      | 65                         | SMC_FAN_0_TACH H14 PC4/TIOCA1/WUE12*       |
| 34                         | SMC_LRESET L C8 P35/LRESET*     | 65                         | SMC_FAN_1_TACH H15 PC5/TIOCB1/TCLKC/WUE13* |
| 34                         | PCI_CLK_SMC A8 P36/LCLK         | 66                         | SMC_FAN_2_TACH H13 PC6/TIOCA2/WUE14*       |
| 67 60 21 5                 | INT_SERIRQ D7 P37/SERIRQ        | 66                         | SMC_FAN_3_TACH H12 PC7/TIOCB2/TCLKD/WUE15* |
| 59                         | SMC_XDP_TMS A5 P40/TMIO         | 59                         | SMS_X_AXIS M11 PD0/AN8                     |
| 59                         | SMC_SYS_LED_16B B5 P41/TMO0     | 59                         | SMS_Y_AXIS P11 PD1/AN9                     |
| 27                         | SMB_BSB_DATA D5 P42/SDA1        | 59                         | SMS_Z_AXIS R11 PD2/AN10                    |
| 59                         | SMC_TPM_PP C3 P43/TM11/EXSCK1   | 59                         | SMC_ANALOG_ID N11 PD3/AN11                 |
| 59                         | SMC_XDP_TRST L B1 P44/TMO1      | 59                         | SMC_NB_ISENSE P10 PD4/AN12                 |
| 59                         | SMC_XDP_TCK C2 P45              | 59                         | SMC_MEM_ISENSE R10 PD5/AN13                |
| 59                         | SMC_SYS_LED D3 P46/PWX0/PWM0    | 59                         | ALS_LEFT N10 PD6/AN14                      |
| 59                         | SMC_SYS_KBDLED C1 P47/PWX1/PWM1 | 59                         | ALS_RIGHT M10 PD7/AN15                     |
| 60 59 5                    | SMC_TX L G1 P50                 |                            |  |
| 60 59 5                    | SMC_RX L G4 P51                 |                            |  |
| 27                         | SMB_0_S0_CLK F2 P52/SCL0        |                            |  |

| U5800 SMC_H8S2116 (2 OF 4) |  | U5800 SMC_H8S2116 (3 OF 4) |                        |
|----------------------------|--|----------------------------|------------------------|
| 21                         | SMC_RCIN L R3 PA0/KIN8*/PA2DC              | PE0                        | M3 SMC_CASE_OPEN       |
| 60 22 5                    | BOOT LPC SPI L P3 PA1/KIN9*/PA2DD          | PE1*/ETCK                  | M2 SMC_TCK             |
| 23                         | PM_SYSRST L R2 PA2/KIN10*/PS2AC            | PE2*/ETDI                  | M1 SMC_TDI             |
| 63                         | SMC_TPM_RESET L N3 PA3/KIN11*/PS2AD        | PE3*/ETDO                  | L4 SMC_TDO             |
| 64                         | PM_EXTRTS L R1 PA4/KIN12*/PS2BC            | PE4*/ETMS                  | L2 SMC_TMS             |
| 10                         | PM_THRM L N2 PA5/KIN13*/PS2BD              | PF0/IRQ8*/PWM2             | M7 SMC_PFO             |
| 10                         | SYS_ONEWIRE M4 PA6/KIN14*/PS2CC            | PF1/IRQ9*/PWM3             | P6 SMC_PFI             |
| 23                         | PM_BATLOW L N1 PA7/KIN15*/PS2CD            | PF2/IRQ10*/TMOY            | R6 SMC_LID             |
| 23                         | SMC_EXTSMI L B10 PB0/LSMI*                 | PF3/IRQ11*/TMOX            | N6 SMC_CPU_RESET_3_3 L |
| 23                         | SMC_RUNTIME_SCI L A10 PB1/LSCI             | PF4/PWM4                   | M6 SMC_BATT_ISET       |
| 74                         | SMC_ODD_DETECT D10 PB2                     | PF5/PWM5                   | R5 SMC_BATT_VSET       |
| 5                          | ISENSE_CAL_EN A11 PB3                      | PF6/PWM6                   | P5 SMC_SYS_ISET        |
| 59                         | SMC_EXCARD_CP B11 PB4                      | PF7/PWM7                   | N5 SMC_SYS_VSET        |
| 59                         | SMC_EXCARD_PWR_EN C11 PB5                  | PG0/EXIRQ8*/TMIX           | P9 SMC_PROCHOT         |
| 59                         | SMC_EXCARD_OC L A12 PB6                    | PG1/EXIRQ9*/TMIY           | R9 SMC_XDP_TCK_3_3     |
| 59                         | SMC_XDP_TDO_3_3 D11 PB7                    | PG2/EXIRQ10*/SDA2          | N9 SMB_BSA_DATA        |
| 65                         | SMC_FAN_0_CTL G14 PC0/TIOCA0/WUE8*         | PG3/EXIRQ11*/SCL2          | P8 SMB_BSA_CLK         |
| 65                         | SMC_FAN_1_CTL G15 PC1/TIOCB0/WUE9*         | PG4/EXIRQ12*/EXSDAA        | R8 SMB_A_S3_DATA       |
| 65                         | SMC_FAN_2_CTL G13 PC2/TIOCC0/TCLKA/WUE10*  | PG5/EXIRQ13*/EXSCLA        | M8 SMB_A_S3_CLK        |
| 65                         | SMC_FAN_3_CTL G12 PC3/TIOCD0/TCLKB/WUE11*  | PG6/EXIRQ14*/EXSDAB        | P7 SMB_B_S0_DATA       |
| 65                         | SMC_FAN_0_TACH H14 PC4/TIOCA1/WUE12*       | PG7/EXIRQ15*/EXSCLB        | R7 SMB_B_S0_CLK        |
| 65                         | SMC_FAN_1_TACH H15 PC5/TIOCB1/TCLKC/WUE13* | PH0/EXIRQ6*                | E1 SMC_PROCHOT         |
| 66                         | SMC_FAN_2_TACH H13 PC6/TIOCA2/WUE14*       | PH1/EXIRQ7*                | E3 SMC_THRMTRIP        |
| 66                         | SMC_FAN_3_TACH H12 PC7/TIOCB2/TCLKD/WUE15* | PH2/FWE                    | K2 SMC_FWE             |
| 59                         | SMS_X_AXIS M11 PD0/AN8                     | PH3/EXEXCL                 | C4 SMC_ALS_GAIN        |
| 59                         | SMS_Y_AXIS P11 PD1/AN9                     | PH4                        | D4 SMC_INT_L           |
| 59                         | SMS_Z_AXIS R11 PD2/AN10                    | PH5                        | B3 SMC_ONOFF_L         |
| 59                         | SMC_ANALOG_ID N11 PD3/AN11                 |                            |                        |
| 59                         | SMC_NB_ISENSE P10 PD4/AN12                 |                            |                        |
| 59                         | SMC_MEM_ISENSE R10 PD5/AN13                |                            |                        |
| 59                         | ALS_LEFT N10 PD6/AN14                      |                            |                        |
| 59                         | ALS_RIGHT M10 PD7/AN15                     |                            |                        |

| U5800 SMC_H8S2116 (4 OF 4) |      |      |     |
|----------------------------|------|------|-----|
| G3                         | NC0  | NC12 | E15 |
| H3                         | NC1  | NC13 | A14 |
| K3                         | NC2  | NC14 | C12 |
| L3                         | NC3  | NC15 | C10 |
| M4                         | NC4  | NC16 | C5  |
| N5                         | NC5  | NC17 | A3  |
| N7                         | NC6  | NC18 | B8  |
| M12                        | NC7  | NC19 | E4  |
| M13                        | NC8  | NC20 | H4  |
| L12                        | NC9  | NC21 | M9  |
| K15                        | NC10 | NC22 | N8  |
| J14                        | NC11 |      |     |



**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 58 OF 97       |      |
| NONE                |      |                |      |

D

D

**WHITE SYSLED**  
 SMC\_SYS\_LED - PWM, S/W VARIED TO CONTROL BRIGHTNESS  
 ACROSS LARGE VOLUME MANUFACTURING  
 SMC\_SYS\_LED\_16B - PWM, NORMAL LED ACTIVITY, SLEEP PULSE, RUN, ETC




**SMC 3.3V -> CPU 1.05V SHIFTER**

C


C

**CPU 1.05V -> SMC 3.3V SHIFTER**



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS:            |
|-------------|---------------------------|------------|---------|----------------------|
| 353S1381    | 353S1278                  |            | U5940   | INTERSIL ISL60002-33 |


**POWER BUTTON HEADER**



B

B


**SMC RESET BUTTON**




A

A


**SMC CRYSTAL**




**TPM CRYSTAL**




**SMC ALIASES, PULLUPS, AND TESTPOINTS**



**POWER SUPPLY TEMP SENSE**




**HDD ACTIVITY MONITOR**



**SMC & TPM SUPPORT**

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=07/31/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 59 OF          | 97   |
| NONE                |      |                |      |



**LPC+ CONN**


SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |                  |                                   |                  |
|---------------------|------------------|-----------------------------------|------------------|
| APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|                     | SCALE<br>NONE    | SHT<br>60 OF 97                   |                  |



R6306-07 SHOULD BE PLACED LESS THAN 2.54MM FROM U2100  
 R6303 SHOULD BE PLACED LESS THAN 2.54MM FROM U6301

**SPI BOOTROM**  
 SYNC\_MASTER=M50\_DOUG SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-7039       | A    |
| SCALE               | SHT   |                |      |
| NONE                | 63 OF |                | 97   |



**HD AND OD FAN**

SYNC\_MASTER=M51\_HENRY      SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 65 OF 97       |      |
| NONE                |      |                |      |





FAN 2

HD TEMP SENSOR

ODD TEMP SENSOR

CPU FAN, HD & OD TEMP

SYNC\_MASTER=M51\_HENRY SYNC\_DATE=08/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 66 OF          | 97   |
| NONE                |      |                |      |

D

D

C


C

B

B

A

A



NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW


LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

| TPM  |                      |
|--|----------------------|
| SYNC_MASTER=M51_HENRY  | SYNC_DATE=08/04/2006 |
| NOTICE OF PROPRIETARY PROPERTY   |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |
| II NOT TO REPRODUCE OR COPY IT   |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 67 OF          | 97   |
| NONE                |      |                |      |

AUDIO CODEC APPLE P/N 353S1343



4.5V POWER SUPPLY FOR CODEC AND LINE IN AMP

MIC INPUT TO BOTH L&R

**AUDIO: CODEC**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 68 OF 97       |      |
| NONE                |      |                |      |

8

7

6

5


4

3

2

1

LINE IN PSEUDO-DIFFERENTIAL AMP  
AV= 0.59



AUDIO: LINE INPUT AMP

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 69 OF 97       |      |
| NONE                |      |                |      |

8

7

6


5

4

3

2

1



**LINE OUT LOW-PASS FILTER**  
 $F_c = 37 \text{ KHZ}, A_v = -1.18$

**LINE OUT AMP**  
 APPLE P/N 353S1536


**AUDIO: COMBO OUT AMP**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 70 OF          | 97   |
| NONE                |      |                |      |

DRWS NO POWER DURING S5  
ONLY ON S5 RAIL TO AID ROUTING

**SPEAKER AMP**  
APPLE P/N 353S1156



GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



**AUDIO: SPEAKER AMP\_1**  
SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-7039       | A        |
| SCALE               | NONE | SHT            | 71 OF 97 |

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=3.0MM  
MIN\_NECK\_WIDTH=0.2MM  
VOLTAGE=12V


NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=3.0MM  
MIN\_NECK\_WIDTH=0.2MM  
VOLTAGE=12V

NET SPACING TYPE=AUDIO  
MIN\_LINE\_WIDTH=0.6MM  
MIN\_NECK\_WIDTH=0.25MM  
VOLTAGE=12V

**SPEAKER AMP**  
APPLE P/N 353S1156




GAIN SETTINGS: +16DB  
MODULATION SETTING: LOW EMI  
GAIN AND SWITCHING FREQUENCY STUFF OPTIONS



**AUDIO: SPEAKER AMP**  
SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |       |                |      |
|---------------------|-------|----------------|------|
| APPLE COMPUTER INC. | SIZE  | DRAWING NUMBER | REV. |
|                     | D     | 051-7039       | A    |
| SCALE               | SHT   |                | REV. |
| NONE                | 72 OF |                | 97   |



**AUDIO: CONNECTORS**  
 SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 73 OF          | 97   |
| NONE                |      |                |      |




**CODEC OUTPUT SIGNAL PATHS**

| FUNCTION  | VOLUME | DAC                 | PIN COMPLEX | MUTE CONTROL |
|-----------|--------|---------------------|-------------|--------------|
| LINE OUT  | 0X0C   | 0X02                | 0X14 (D)    | GPIO 1       |
| SPKR AMP  | 0X0D   | 0X03                | 0X18 (B)    | GPIO 0       |
| SPKR AMP1 | 0X0F   | 0X05                | 0X1A (C)    | GPIO 0       |
| SPDIFOUT  |        | CONVERTER=0X06      | PIN=0X1E    |              |
|           |        | DETECT DELEGATE PIN | 0X16H       |              |


**CODEC INPUT SIGNAL PATHS**

| FUNCTION   | ADC            | MIXER | PORT     | VREF |
|------------|----------------|-------|----------|------|
| MIC INPUT  | 0X07           | 0X24  | 0X19 (F) | 80%  |
| LINE INPUT | 0X08           | 0X23  | 0X15 (A) | 50%  |
| SPDIFIN    | CONVERTER=0X0A |       | PIN=0X1F |      |


**AUDIO GROUND RETURNS**




**MICROPHONE IMPEDANCE MATCHING CIRCUIT**



**PORT A (LI) PLUG DETECT**



**PORT D/G (LO/DIG\_OUT) PLUG DETECT (G TELLS H TO COME ON)**



**AUDIO: POWER SUPPLIES**

SYNC\_MASTER=AUDIO SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 74 OF 97       |      |
| NONE                |      |                |      |



| DPRSLPVR | DPRSTP* | PSI* | Operation Mode |
|----------|---------|------|----------------|
| 0        | 1       | 1    | 2-Phase CCM    |
| 0        | 1       | 0    | 1-Phase CCM    |
| 1        | 0       | 1    | 1-Phase DCM    |
| 1        | 0       | 0    | 1-Phase DCM    |

Note 1: C7532,C7533 = 27.4 Ohm For Validating CPU Only.

\*NEED TO CHANGE R7531 TO NTC ERT-J1VR103J PANASONIC

# IMVP6 CPU VCore Regulator

|                  | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|------------------|----------------|----------------|
| 75 IMVP6 PHASE1  | 1.5 MM         | 0.25 MM        |
| 75 IMVP6 BOOT1   | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 UGATE1  | 1.5 MM         | 0.25 MM        |
| 75 IMVP6 LGATE1  | 1.5 MM         | 0.25 MM        |
| 75 IMVP6 ISEN1   | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 FET RC1 | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 VSUM R1 | 0.25 MM        | 0.25 MM        |
| 75 R7504_1       | 0.25 MM        | 0.25 MM        |

|                  | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|------------------|----------------|----------------|
| 75 IMVP6 PHASE2  | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 BOOT2   | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 UGATE2  | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 LGATE2  | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 ISEN2   | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 FET RC2 | 0.25 MM        | 0.25 MM        |
| 75 IMVP6 VSUM R2 | 0.60 MM        | 0.25 MM        |
| 75 R7507_1       | 0.25 MM        | 0.25 MM        |


|                   | MIN_LINE_WIDTH | MIN_NECK_WIDTH |
|-------------------|----------------|----------------|
| 75 IMVP6_OCSET    | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_VSUM     | 0.25 MM        | 0.20 MM        |
| 75 GND_IMVP6_SGND | 0.50 MM        | 0.20 MM        |
| 75 IMVP6_VO       | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_DROOP    | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_DFB      | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_SOFT     | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_RBIAS    | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_VDIFF    | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_FB2      | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_FB       | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_COMP     | 0.25 MM        | 0.20 MM        |
| 75 IMVP6_VW       | 0.25 MM        | 0.25 MM        |
| 75 IMVP6_RTN      | 0.25 MM        | 0.25 MM        |
| 75 IMVP6_VSEN     | 0.25 MM        | 0.25 MM        |

**IMVP6 CPU VCore Regulator**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 75 OF          | 97   |
| NONE                |      |                |      |

PROCESSOR VCORE SENSE




PROCESSOR VCORE CURRENT SENSE  
(MEASURING DC/DC INDUCTOR DCR TO DERIVE CPU CURRENT)




CPU CURRENT SENSE CALIBRATION CIRCUIT


Switches in fixed load on power supplies to calibrate current sense circuits




SYSTEM CURRENT SENSE



SYSTEM VOLTAGE SENSE  
(SCALING 12V INPUT VOLTAGE TO SMC)




SMC PWRGD PULLUP



| CPU & SYSTEM SENSE   |                    |  |
|--|--------------------|--|
| SYNC_MASTER=M51_DAVE   | SYNC_DATE=(MASTER) |  |
| NOTICE OF PROPRIETARY PROPERTY   |                    |  |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                    |  |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                    |  |
| II NOT TO REPRODUCE OR COPY IT   |                    |  |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                    |  |


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 76 OF 97       |      |
| NONE                |      |                |      |





ALL AND GATE INPUTS ARE 7V TOLERANT  
REGARDLESS OF INPUT POWER

two additional caps to increase ripple margin  
put here to stay in sync with M50 on page 82

|  |                      |
|--|----------------------|
| <b>PWR GOOD</b>  |                      |
| SYNC_MASTER=M51_PAUL   | SYNC_DATE=08/04/2006 |
| <b>NOTICE OF PROPRIETARY PROPERTY</b>  |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |
| II NOT TO REPRODUCE OR COPY IT   |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |

|   |                  |                                   |                  |
|---|------------------|-----------------------------------|------------------|
|  APPLE COMPUTER INC. | SIZE<br><b>D</b> | DRAWING NUMBER<br><b>051-7039</b> | REV.<br><b>A</b> |
|   | SCALE<br>NONE    | SHT<br>77 OF 97                   |                  |

# 3.3V AND 2.5V S5 REGULATOR




**3V DC/DC 2.5V**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 78 OF 97       |      |
| NONE                |      |                |      |

# 1.8V AND 1.2V S3 REGULATOR

1.2V S3  
POWER BUDGET  
PEAK=0.4A  
AVE=0.3A

1.8V S3  
M51  
POWER BUDGET  
PEAK=14.5A  
TOTAL=6.3A




$V_{OUT} = V_{REF} * (1 + R2/R1)$   
 $V_{REF} = 0.784V \text{ MIN}$   
 $V_{REF} = 0.810V \text{ TYP}$   
 $V_{REF} = 0.816V \text{ MAX}$

**1.8V & 1.2V VREG**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 79 OF 97       |      |
| NONE                |      |                |      |

# 1.5V S0 AND 1.05V S0 RAILS



## 1.5V\_S0 & 1.05V\_S0 VREG

SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 80 OF          | 97   |
| NONE                |      |                |      |

# 5V S5 AND 5V AUDIO S5 REGULATOR




POWER SUPPLY 3.3V/5V MAIN SWITCH

| 5V DC/DC   |                      |
|--|----------------------|
| SYNC_MASTER=M51_PAUL   | SYNC_DATE=08/04/2006 |
| NOTICE OF PROPRIETARY PROPERTY   |                      |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING |                      |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE   |                      |
| II NOT TO REPRODUCE OR COPY IT   |                      |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART  |                      |

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 82 OF          | 97   |
| NONE                |      |                |      |





Split 12V S0 is for better power plane structure  
 12VS0 - B will connect to MXM, Audio, Fans

**S0 AND S3 FETS**  
 SYNC\_MASTER=M51\_PAUL SYNC\_DATE=08/04/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-7039       | A        |
| SCALE               | NONE | SHT            | 83 OF 97 |

# Page Notes

Power aliases required by this page:

- =PP12V\_S0\_MXM
- =PP5V\_S0\_MXM
- =PP1V8\_S0\_MXM

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Note: PCI-E Lanes are reversed to untangle routes  
Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

## MXM SPEC POWER REQUIREMENTS


(NOT NECESSARILY THE SAME FOR EVERY MODULE)

| VOLTAGE   | CURRENT   | POWER              |
|-----------|-----------|--------------------|
| 3V3       | 1.5 A     | 4.95 W             |
| 5V        | 0.5 A     | 2.5 W              |
| 2V5       | 0.5 A     | 1.25 W             |
| 1V8       | 3.5 A     | 6.3 W              |
| PWR (12V) | UP TO 4 A | PLATFORM DEPENDENT |


M51: FIX ON CARD ALLOWS US TO NOT STUFF MOST OF THE 1.8V DECOUPLING, WITH NO DROOP OR NOISE

PLACE CAPS NEAR NB

| REF | COMPONENT       | VALUE       | LOC     | REF | COMPONENT     | VALUE | LOC |
|-----|-----------------|-------------|---------|-----|---------------|-------|-----|
| 135 | PEG R2D C P<0>  | C8420 0.1uF | 103 402 | 5   | PEG R2D P<15> |       |     |
| 135 | PEG R2D C N<0>  | C8421 0.1uF | 1       | 5   | PEG R2D N<15> |       |     |
| 135 | PEG R2D C P<1>  | C8422 0.1uF | 1       | 5   | PEG R2D P<14> |       |     |
| 135 | PEG R2D C N<1>  | C8423 0.1uF | 1       | 5   | PEG R2D N<14> |       |     |
| 135 | PEG R2D C P<2>  | C8424 0.1uF | 1       | 5   | PEG R2D P<13> |       |     |
| 135 | PEG R2D C N<2>  | C8425 0.1uF | 1       | 5   | PEG R2D N<13> |       |     |
| 135 | PEG R2D C P<3>  | C8426 0.1uF | 1       | 5   | PEG R2D P<12> |       |     |
| 135 | PEG R2D C N<3>  | C8427 0.1uF | 1       | 5   | PEG R2D N<12> |       |     |
| 135 | PEG R2D C P<4>  | C8428 0.1uF | 1       | 5   | PEG R2D P<11> |       |     |
| 135 | PEG R2D C N<4>  | C8429 0.1uF | 1       | 5   | PEG R2D N<11> |       |     |
| 135 | PEG R2D C P<5>  | C8430 0.1uF | 1       | 5   | PEG R2D P<10> |       |     |
| 135 | PEG R2D C N<5>  | C8431 0.1uF | 1       | 5   | PEG R2D N<10> |       |     |
| 135 | PEG R2D C P<6>  | C8432 0.1uF | 1       | 5   | PEG R2D P<9>  |       |     |
| 135 | PEG R2D C N<6>  | C8433 0.1uF | 1       | 5   | PEG R2D N<9>  |       |     |
| 135 | PEG R2D C P<7>  | C8434 0.1uF | 1       | 5   | PEG R2D P<8>  |       |     |
| 135 | PEG R2D C N<7>  | C8435 0.1uF | 1       | 5   | PEG R2D N<8>  |       |     |
| 135 | PEG R2D C P<8>  | C8436 0.1uF | 1       | 5   | PEG R2D P<7>  |       |     |
| 135 | PEG R2D C N<8>  | C8437 0.1uF | 1       | 5   | PEG R2D N<7>  |       |     |
| 135 | PEG R2D C P<9>  | C8438 0.1uF | 1       | 5   | PEG R2D P<6>  |       |     |
| 135 | PEG R2D C N<9>  | C8439 0.1uF | 1       | 5   | PEG R2D N<6>  |       |     |
| 135 | PEG R2D C P<10> | C8440 0.1uF | 1       | 5   | PEG R2D P<5>  |       |     |
| 135 | PEG R2D C N<10> | C8441 0.1uF | 1       | 5   | PEG R2D N<5>  |       |     |
| 135 | PEG R2D C P<11> | C8442 0.1uF | 1       | 5   | PEG R2D P<4>  |       |     |
| 135 | PEG R2D C N<11> | C8443 0.1uF | 1       | 5   | PEG R2D N<4>  |       |     |
| 135 | PEG R2D C P<12> | C8444 0.1uF | 1       | 5   | PEG R2D P<3>  |       |     |
| 135 | PEG R2D C N<12> | C8445 0.1uF | 1       | 5   | PEG R2D N<3>  |       |     |
| 135 | PEG R2D C P<13> | C8446 0.1uF | 1       | 5   | PEG R2D P<2>  |       |     |
| 135 | PEG R2D C N<13> | C8447 0.1uF | 1       | 5   | PEG R2D N<2>  |       |     |
| 135 | PEG R2D C P<14> | C8448 0.1uF | 1       | 5   | PEG R2D P<1>  |       |     |
| 135 | PEG R2D C N<14> | C8449 0.1uF | 1       | 5   | PEG R2D N<1>  |       |     |
| 135 | PEG R2D C P<15> | C8450 0.1uF | 1       | 5   | PEG R2D P<0>  |       |     |
| 135 | PEG R2D C N<15> | C8451 0.1uF | 1       | 5   | PEG R2D N<0>  |       |     |



SCALE COUNT  
1.33333 A/V .004296875 A/COUNT  
ADC IS 10BIT 0 TO 1023  
0 TO 3.3V



SCALE COUNT  
4 V/V .0129 V/COUNT  
ADC IS 10BIT 0 TO 1023  
0 TO 3.3V

**MXM PCI-E & PWR**  
SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 84 OF 97       |      |
| NONE                |      |                |      |

# Page Notes

Power aliases required by this page:  
 - =PP3V3\_S0\_MXM  
 - =PP2V5\_S0\_MXM


Signal aliases required by this page:  
 - =SMB\_GPU\_THRM\_DATA  
 - =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:  
 (NONE)

## MXM SPEC POWER REQUIREMENTS


(NOT NECESSARILY THE SAME FOR EVERY MODULE)

| VOLTAGE   | CURRENT   | POWER              |
|-----------|-----------|--------------------|
| 3V3       | 1.5 A     | 4.95 W             |
| 5V        | 0.5 A     | 2.5 W              |
| 2V5       | 0.5 A     | 1.25 W             |
| 1V8       | 3.5 A     | 6.3 W              |
| PWR (12V) | UP TO 4 A | PLATFORM DEPENDENT |



## MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



## MXM I/O

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-7039       | A    |
| SCALE               | SHT  | 85 OF 97       |      |
| NONE                |      |                |      |

# Page Notes

Power aliases required by this page:  
 - =PP12V\_LCD  
 - =PP24V\_INVERTER  
 - =PP3V3\_S0\_VIDEO





Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

97 94 3 =PP3V3\_S0\_VIDEO =PP3V3\_DDC\_LCD 94

## LCD (LVDS) INTERFACE

## INVERTER INTERFACE



**Internal Display Conns**

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**







THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |          |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.     |
|                     | D    | 051-7039       | A        |
| SCALE               | SHT  |                | 94 OF 97 |
| NONE                |      |                |          |



| PART#    | QTY | DESCRIPTION                    | REFERENCE DESIGNATOR(S)           | BOM OPTION |
|----------|-----|--------------------------------|-----------------------------------|------------|
| 15250469 | 5   | 27NH, 402, INDUCTOR, MAGLAYERS | L9740, L9741, L9742, L9760, L9761 |            |

External Display Conns

SYNC\_MASTER=M51\_DAVE SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE SHEET 97 OF 97

SIZE D DRAWING NUMBER 051-7039 REV. A