

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
02		384232	ENGINEERING RELEASED	06/02/05?	

SCHEM, BASSOON, Q41C

06/02/2005

D

D

C

C

B



B

A

A

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	PCB NOTES AND HOLES
3	BACK UP BATTERY
4	RIGHT USB PORT
5	CONSTRAINTS / REVISION HISTORY
6	SIGNAL LOCATIONS
7	COMPONENT LOCATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6851	1	SCHEM,BASSOON,Q41C	SCH1	
820-1824	1	PCBF,BASSOON,Q41C	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		 Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		SCALE NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6851 REV. 02
				SHT 1 OF 7	

8

7

6

5

4

3

2

1

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE (1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE (1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES



PCB BOARD STANDOFFS


BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6851	02
SCALE	SHT	OF	
NONE	2	7	

BACKUP BATTERY CHARGER

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0395	376S0398		Q4	ALTERNATE SOURCE




$I(REF) = 1.182V / (R28 + R27) = 0.799\mu A$
 HYSTERESIS BAND VOLTAGE (VHB) = $2 * I(REF) * R28 = 77.9mV$
 Both inputs are compared to REF - Hysteresis voltage (1.182V +/- 0.5 * VHB)

BACK UP BATTERY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6851	02
SCALE	NONE	SHT	3 OF 7

RIGHT USB PORT



USB CONNECTOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6851	02
SCALE	SHT		OF
NONE	4		7

8

7

6

5

4

3

2

1

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	MATCHED_DELAY
USB	USB_D2M	USB_D2	USB_D2:J2.5:L2.1:5 USB2 PAIR 3,4
	USB_D2P	USB_D2	USB_D2:J2.6:L2.2:5 USB2 PAIR 1,2
	USB_D2M EMI	USB_D2 EMI	USB_D2 EMI:L2.4:J1.2:5 USB2 EMI PAIR
	USB_D2P EMI	USB_D2 EMI	USB_D2 EMI:L2.3:J1.3:5 USB2 EMI PAIR

Power Signals

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
BATTERY	24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	14V_PBUS	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	PBUS_BB_IN	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	PBUS_SR2	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	PBUS_SR1	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	PBUS_BB_SW	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	+V_BBATT	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	+V_BBATT_RAM	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	BBATT_VSS	VOLTAGE=0V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	BBATT_VSS_SW	VOLTAGE=0V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
MAX1879	MAX1879_ADJ	VOLTAGE=1.4V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	BBATT_INPUT_DIV_L	VOLTAGE=14V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
S8241	PROT_D0	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	PROT_C0	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	9_12V_DET	VOLTAGE=1.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
MAX933	3_28V_DET	VOLTAGE=1.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	BOOST_ENABLE	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	BBATT_DISCHRG_ENABLE	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
LT1613	BBATT_OUT	VOLTAGE=4.2V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	BBATT_BOOST	VOLTAGE=6.5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	BOOST_OUT	VOLTAGE=6.5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	LT1613_FB	VOLTAGE=1.3V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
USB	LT1613_FB_RC	VOLTAGE=1.3V	MIN_LINE_WIDTH=0.25MM	MIN_NECK_WIDTH=0.25MM
	+5V_USB_VDD_SW	VOLTAGE=5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	+5V_USB_VDD_RIGHT	VOLTAGE=5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	+5V_USB_VDD_RIGHT_EMI	VOLTAGE=5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	RIGHT_USB_GND	VOLTAGE=0V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM
	GND	VOLTAGE=0V	MIN_LINE_WIDTH=0.5MM	MIN_NECK_WIDTH=0.25MM

REVISION HISTORY

02/18/05 - SCHEMATIC ORIGINATED FROM Q41B 051-6753-A
02/21/05 - REMOVED R6 AND J3 FOR SUPERCAP
- REMOVED R7
02/22/05 - CORRECTED THE NOTE
03/09/05 - CHANGED CONSTRAINT FOR 14V PBUS
04/25/05 - SCHEMATIC RELEASE FOR PROTO
06/02/05 - SCHEMATIC RELEASE FOR EVT. LEAD FREE PARTS.

SIGNAL CONSTRAINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6851	02
SCALE	SHT	OF
NONE	5	7

www.vinafix.vn



*** Signal Cross-Reference for the entire design ***

```

+SV_MAIN 5C6>
+SV_USB_VDD_RIGHT 4C5<> 5C6>
+SV_USB_VDD_RIGHT_EMI 4C4<> 5C6>
+SV_USB_VDD_SW 5C6>
+V_BBATT 3B8<> 3D1<> 5D6>
+V_BBATT_RAM 3D2<> 5D6>
I_2FV_DET 3B7<> 5C6>
I_1FV_DET 3A7<> 5C6>
I4V_PBUS 3B1<> 3B8< 3D7<> 5D6>
I4V_PBUS 3B1<> 3D7<> 5D6>
BBATT_BOOST 3B4<> 5C6>
BBATT_CHRG_ENABLE_I 3C4<>
BBATT_DISCHRG_ENABLE 3B6<> 3C7<> 5C6>
BBATT_ENABLE 3C6<>
BBATT_INPUT_DIV_L 3D6<> 5C6>
BBATT_OUT 3B5<> 5C6>
BBATT_VDD 3C1<>
BBATT_VSS 3C2<> 5D6>
BBATT_VSS_FILTER 3C2<>
BBATT_VSS_EW 3C2<> 5D6>
BOOST_ENABLE 3B6<> 5C6>
BOOST_ENABLE_L 3B6<>
BOOST_OUT 3B3<> 5C6>
CHRG_LED 3C5<>
LT1611_FB 3B4<> 5C6>
LT1611_FB_RC 3B3<> 5C6>
MAX9311_RESET 3A7<>
MAX9311_REF 3A6<>
MAX1879_ADJ 3C4<> 5C6>
MAX1879_ADJ_SR 3C4<>
MAX1879_THERM 3C5<>
PBUS_B1_IN 3D4<> 5D6>
PBUS_B1_SW 3D4<> 5D6>
PBUS_B1 3D5<> 5D6>
PBUS_B2 3D5<> 5D6>
PBUS_C0 3C2<> 5C6>
PBUS_D0 3C2<> 5C6>
PBUS_VN 3C2<>
RIGHT_USB_CSD 4B4<> 5C6>
USB_D2H 3D8<> 4C5<> 5D7>
USB_D2H_EMI 4C4<> 5D7>
USB_D2F 3D7<> 4C5<> 5D7>
USB_D2F_EMI 4C4<> 5D7>
USB_RIGHT_EH_A 3D7<> 4C6<
USB_RIGHT_FLG_A 3D8<> 4C5>

```

