

# SCHEMATIC, MACBOOK PRO 17"

9/26/2006

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

PAGE	(-CSA)	CONTENTS	SYNC	DATE
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM CONFIGURATION	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(MASTER)	(MASTER)
7	7	CPU 1 OF 2-FSB	M59_MLB	09/15/2006
8	8	CPU 2 OF 2-PWR/GND	M59_MLB	09/15/2006
9	9	CPU Decoupling & VID	M59_MLB	09/15/2006
10	10	CPU MISC1-TEMP SENSOR	M59_MLB	09/15/2006
11	11	CPU ITP700FLEX DEBUG	(MASTER)	(MASTER)
12	12	NB CPU Interface	M59_MLB	09/15/2006
13	13	NB PEG / Video Interfaces	M59_MLB	09/15/2006
14	14	NB Misc Interfaces	M59_MLB	09/15/2006
15	15	NB DDR2 Interfaces	M59_MLB	09/15/2006
16	16	NB Power 1	M59_MLB	09/15/2006
17	17	NB Power 2	M59_MLB	09/15/2006
18	18	NB Grounds	M59_MLB	09/15/2006
19	19	NB (GM) Decoupling	M57_MLB_MG	08/08/2006
20	20	NB Config Straps	M59_MLB	09/15/2006
21	21	SB: 1 OF 4	M59_MLB	09/15/2006
22	22	SB: 2 OF 4	M59_MLB	09/15/2006
23	23	SB: 3 OF 4	M57_MLB_MG	08/08/2006
24	24	SB: 4 OF 4	M59_MLB	09/15/2006
25	25	SB Decoupling	M59_MLB	09/15/2006
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M57 SMBUS CONNECTIONS	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	M59_MLB	09/15/2006
29	29	DDR2 SO-DIMM Connector B	M59_MLB	09/15/2006
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	M59_MLB	09/15/2006
32	32	DDR2 VRef	M59_MLB	09/15/2006
33	33	CLOCKS	M59_MLB	09/15/2006
34	34	Clock Termination	M59_MLB	09/15/2006
35	35	Mobile Clocking	M59_MLB	09/15/2006
36	36	PATA Connector	(MASTER)	(MASTER)
37	37	FireWire Link (TSB83AA22)	M59_MLB	09/15/2006
38	38	FireWire PHY (TSB83AA22)	M59_MLB	09/15/2006
39	39	ETHERNET CONTROLLER	M59_MLB	09/15/2006
40	40	Ethernet Connector	M59_MLB	09/15/2006
41	41	Yukon Power Control	M59_MLB	09/15/2006
42	42	FW PHY Power Supply	M59_MLB	09/15/2006
43	43	FireWire Port Power	(MASTER)	(MASTER)


PAGE	(-CSA)	CONTENTS	SYNC	DATE
44	46	FireWire Ports	M59_MLB	06/27/2006
45	49	Camera Connector	M59_MLB	09/15/2006
46	50	Internal USB Hub	(MASTER)	(MASTER)
47	52	External USB Connector	M59_MLB	09/15/2006
48	55	Left I/O Board Connector	(MASTER)	(MASTER)
49	56	Current & Thermal Sensors	(MASTER)	(MASTER)
50	57	PCI-E Connections	(MASTER)	(MASTER)
51	58	SMC	M59_MLB	09/15/2006
52	59	SMC Support	M59_MLB	09/15/2006
53	60	LPC+ Debug Connector	(MASTER)	(MASTER)
54	61	Thermal Sensors	M59_MLB	09/15/2006
55	62	Current & Voltage Sensing	M59_MLB	09/15/2006
56	63	SPI BOOTROM	M59_MLB	09/15/2006
57	64	ALS Support	(MASTER)	(MASTER)
58	65	Fan Connectors	(MASTER)	(MASTER)
59	66	Sudden Motion Sensor (SMS)	M59_MLB	09/15/2006
60	67	TPM	M59_MLB	09/15/2006
61	75	IMVP6 CPU VCore Regulator	M59_MLB	09/15/2006
62	76	5V / 1.5V Power Supply	M59_MLB	09/15/2006
63	77	2.5V & 1.2V Regulators	M59_MLB	09/15/2006
64	78	1.8V Supply	(MASTER)	(MASTER)
65	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
66	80	3.3V G3Hot Supply & Power Control	M59_MLB	09/15/2006
67	81	Power Aliases	(MASTER)	(MASTER)
68	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
69	83	PBus Supply & Batt. Charger	M59_LIO	09/15/2006
70	84	ATI M56 PCI-E	(MASTER)	(MASTER)
71	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
72	86	ATI M56 Core Power	(MASTER)	(MASTER)
73	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
74	88	GPU Straps	M57_MLB_MG	08/08/2006
75	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
76	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
77	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
78	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
79	94	Internal Display Connectors	M57_MLB_MG	08/08/2006
80	97	External Display Connector	M59_MLB	09/15/2006
81	98	M57 SPECIFIC CONNECTORS	(MASTER)	(MASTER)
82	99	LVDS Interface Pull-downs	M59_MLB	09/15/2006
83	100	Revision History	(MASTER)	(MASTER)
84	101	Napa Platform Constraints	(MASTER)	(MASTER)
85	102	More System Constraints	(MASTER)	(MASTER)
86	103	M9 Spacing & Physical Constraints	(MASTER)	(MASTER)
87	104	M57 NET PROPERTIES	(MASTER)	(MASTER)


## ALIASES RESOLVED

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7164	1	SCHEM, TRUCKEE, M57	SCH	CRITICAL	
820-2059	1	PCBF, TRUCKEE, M57	PCB	CRITICAL	

DRAWING  
TITLE=TRUCKEE  
ABBREV=DRAWING  
LAST MODIFIED FOR Rev 26 13:17:56 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPFER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	SCHEMATIC, MACBOOK PRO 17	
				DRAWING NUMBER	REV.
				051-7164	06004
				SHT 1 OF 87	



### System Block Diagram

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	2		87



BOM NUMBER	BOM NAME	BOM OPTIONS
630-7814	TRUCKEE, 2.33GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJK

BOM GROUP	BOM OPTIONS
VRAM_128SAM	VRAM_128_SAMSUNG
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG

BOM GROUP	BOM OPTIONS
M57_COMMON	ALTERNATE, COMMON, M57_COMMON1, M57_COMMON2, M57_COMMON3, M57_COMMON4, M57_DEBUG
M57_COMMON1	ENET_LOW_PWR_EN, ENET_PWR_S3AC, GPU_BB_CTL, D3CPGOOD_3V3, ISL6255A, NO_3G
M57_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M57_COMMON3	LVDS_PD, FW_PORT_FAULT_PU
M57_COMMON4	BOOTROM_DEVEL, SMC_PRGRM
M57_DEBUG	ITP, LPCPLUS
M57_TPM	TPM

BAR CODE LABELS / EEE #'S

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WJK]	CRITICAL	EEE_WJK

MODULE PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0368	1	IC, ATI, HD64P, GPHB/SCVRL, #80BGA, LF	U8400	CRITICAL	
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
333S0376	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
333S0377	4	IC, SGRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON

ALTERNATE PARTS

PART NUMBER	16 ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680448	37680445		ALL	S17806ADM For F0M6296
12880083	12880073		C2516	1.86 MAX ALT TO 1.9 MAX
12880093	12880092		ALL	KEHET IS ALT TO SANYO
35381465	35381461		ALL	Screened ISL6262 for ISL9504
15280287	15280435		ALL	Alternate for Colloft M85131

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0270	1	IC, 888853, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0274	1	IC, SMC, HSB/2116	U5800	CRITICAL	SMC_BLANK
341S1931	1	IC, PRGRM, SMC (NEW), M57	U5800	CRITICAL	SMC_PRGRM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, S08	U4102	CRITICAL	
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, S01CS	U6301	CRITICAL	BOOTROM_BLANK
341S1924	1	IC, BOOTROM, DEVELOPMENT, UNLOCKED, M57	U6301	CRITICAL	BOOTROM_DEVEL
341S1925	1	IC, BOOTROM, FINAL, LOCKED, M57	U6301	CRITICAL	BOOTROM_FINAL
353S1461	1	IC, ISL9504, SYNC REG CTL, QFN 48	U7530	CRITICAL	
359S0109	1	IC, LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3393	1	IC, MDC, B2, PRQ, 2.33GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_33GHZ_B2
338S0269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	

Extra TPM options:  
SMC\_TPM\_GP102  
SMC\_TPM\_GP101  
SMC\_TPM\_PP

BOM CONFIGURATION	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-7164	06004
	SHT	OF	
	4	87	

Power Supply NO\_TESTS

Table with columns NO\_TEST, EXPOSED\_VIA, and test names like IMVP6\_RBIAS, P5V5S\_RUNSS, P1V5S0\_RUNSS, etc.

Functional Test Points

Power Nets

Table with columns FUNC\_TEST, test names like PPOV9\_S0, PPIV05\_S0, PPIV2\_D3C, etc.

Fan Connectors

Table with columns FUNC\_TEST, test names like PPSV\_S0, FAN\_LT\_PWM, FAN\_LT\_TACH, etc.

Battery Connector

Table with columns FUNC\_TEST, test names like BATT\_POS, BATT\_NEG, SMC\_BS\_ALERT\_L, etc.

LPC+ Debug Connector

Table with columns FUNC\_TEST, test names like PP3V42\_G3H, PP5V\_S0, LPC\_AD<0>, etc.

Left I/O Data Connector

Table with columns FUNC\_TEST, test names like PP1V5\_S0, ALS\_GAIN, LTALS\_OUT, etc.

Characterization TPs

Table with columns FUNC\_TEST, test names like IMVP\_VR\_ON, PM\_SLP\_S3\_L, PM\_SLP\_S4\_L, etc.

Resistor Calibration

Table with columns FUNC\_TEST, test names like PPSV\_S0\_ISENSECAL, PPIV8\_S3, PPIV05\_S0, etc.

CPU FSB NO\_TESTS

Table with columns NO\_TEST, EXPOSED\_VIA, and test names like FSB\_A\_L<31..3>, FSB\_ADS\_L, FSB\_ADSTB\_L<1..0>, etc.

MAC-1 TPs

Table with columns FUNC\_TEST, test names like CPU\_PWRGD, TP\_CPU\_CPUSLP\_L, PM\_DPRSLPVR, etc.

Camera Connector

Table with columns FUNC\_TEST, test names like PPSV\_S3, USB2\_CAMERA\_N, USB2\_CAMERA\_P, etc.

Inverter Connector

Table with columns FUNC\_TEST, test names like GND\_CHASSIS\_INVERTER, PPBUS\_S0\_INVERTER, PPSV\_INVERTER\_SW, etc.

Left I/O Power Connector

Table with columns FUNC\_TEST, test names like PP18V5\_DCIN, PPBUS\_G3H, GND.

Thermal Sensors

Table with columns FUNC\_TEST, test names like HSTHMSNS\_DX\_P, HSTHMSNS\_DX\_N, RSFSHMSNS\_D\_P, etc.

SMC TPs

Table with columns FUNC\_TEST, test names like PM\_SYSRST\_L, SMC\_ONOFF\_L.

Misc NO\_TESTS

Table with columns NO\_TEST, EXPOSED\_VIA, and test names like USB2\_CAMERA\_P\_F, USB2\_CAMERA\_N\_F, TP\_FW\_CTL<0>.

Functional / ICT Test


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF.







Chassis connection to be made at the fan cutout near the right ALS. Not stuffed at Proto.




Chassis connection to be made at the mounting hole northwest of the DVI connector. Plated hole.




Chassis connection to be made on FW shell





Chassis connection to be made at the mounting hole southwest of the USB connector. Plated hole.



Chassis connection to be made at the mounting hole east of the LVDS connector



Chassis connection to be made at the mounting hole east of the LVDS connector




### Thermal Module Holes

Add one through via per hole to GND or 2 blind vias per side per hole to GND

- Top CPU TM Hole
- Top GPU Right TM Hole
- Left CPU TM Hole
- Right CPU TM Hole
- Lower Left GPU TM Hole

### Frame holes




### Signal Aliases

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	6	87	




CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50 SO THE TDI PULL UP THROUGH 54.9 OHM,TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM(FOLLOW UP XDP DESIGN REFERENCE)

**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 7 OF 87		



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 8 OF 87		
NONE			





CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID Connections


Resistors to allow for override of CPU VID  
Will probably be removed before production



VCCA (CPU AVdd) Decoupling



VCCP (CPU I/O) Decoupling



CPU Decoupling & VID

SYNC\_MASTER=M59\_MLS SYNC\_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 9 OF 87		
NONE			




# CPU ITP700FLEX DEBUG SUPPORT



(DBA#) INDICATE THAT ITP IS USING TAP I/F, NC IN 945GM CHIPSET SYSTEM.  
 (DEBUG PORT ACTIVE)  
 (DBA#) TO ICH7M SYS\_RST\*, AND WITH SYSTEM RESET LOGIC  
 (DEBUG PORT RESET)

**CPU ITP700FLEX DEBUG**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	11	11	87



**NB CPU Interface**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

---

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>06004</b>
	SCALE NONE	SHEET 12	OF 87


**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.

**TV-Out Disable**  
 Tie DACX\_OUT, IRTNX, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVGB to 1.5V power rail. Tie VSSA\_TVGB to GND.

**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



SDVO Alternate Function

SDVO\_TVCLKIN#  
 SDVO\_INT#  
 SDVO\_FLDSTALL#

SDVO\_TVCLKIN  
 SDVO\_INT  
 SDVO\_FLDSTALL


SDVOB\_RED#  
 SDVOB\_GREEN#  
 SDVOB\_BLUE#  
 SDVOB\_CLKN  
 SDVOC\_RED#  
 SDVOC\_GREEN#  
 SDVOC\_BLUE#  
 SDVOC\_CLKN

SDVOB\_RED  
 SDVOB\_GREEN  
 SDVOB\_BLUE  
 SDVOB\_CLKP  
 SDVOC\_RED  
 SDVOC\_GREEN  
 SDVOC\_BLUE  
 SDVOC\_CLKP

**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 13 OF 87		
NONE			





**NB Misc Interfaces**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

---

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 14 OF 87		
NONE			



**NB DDR2 Interfaces**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 15 OF 87		
NONE			



NCTF balls are Not Critical To Function  
 These connections can break without impacting part performance.

U1200  
 945GM  
 NB  
 BGA  
 (7 OF 10)  
 OMIT

VCCAUX\_NCTF0

VCCAUX\_NCTF1

VCCAUX\_NCTF2

VCCAUX\_NCTF3

VCCAUX\_NCTF4

VCCAUX\_NCTF5

VCCAUX\_NCTF6

VCCAUX\_NCTF7

VCCAUX\_NCTF8

VCCAUX\_NCTF9

VCCAUX\_NCTF10

VCCAUX\_NCTF11

VCCAUX\_NCTF12

VCCAUX\_NCTF13

VCCAUX\_NCTF14

VCCAUX\_NCTF15

VCCAUX\_NCTF16

VCCAUX\_NCTF17

VCCAUX\_NCTF18

VCCAUX\_NCTF19

VCCAUX\_NCTF20

VCCAUX\_NCTF21

VCCAUX\_NCTF22

VCCAUX\_NCTF23

VCCAUX\_NCTF24

VCCAUX\_NCTF25

VCCAUX\_NCTF26

VCCAUX\_NCTF27

VCCAUX\_NCTF28

VCCAUX\_NCTF29

VCCAUX\_NCTF30

VCCAUX\_NCTF31

VCCAUX\_NCTF32

VCCAUX\_NCTF33

VCCAUX\_NCTF34

VCCAUX\_NCTF35

VCCAUX\_NCTF36

VCCAUX\_NCTF37

VCCAUX\_NCTF38

VCCAUX\_NCTF39

VCCAUX\_NCTF40

VCCAUX\_NCTF41

VCCAUX\_NCTF42

VCCAUX\_NCTF43

VCCAUX\_NCTF44

VCCAUX\_NCTF45

VCCAUX\_NCTF46

VCCAUX\_NCTF47

VCCAUX\_NCTF48

VCCAUX\_NCTF49

VCCAUX\_NCTF50

VCCAUX\_NCTF51

VCCAUX\_NCTF52

VCCAUX\_NCTF53

VCCAUX\_NCTF54

VCCAUX\_NCTF55

VCCAUX\_NCTF56

VCCAUX\_NCTF57

VCCAUX\_NCTF58

VCCAUX\_NCTF59

VCCAUX\_NCTF60

VCCAUX\_NCTF61

VCCAUX\_NCTF62

VCCAUX\_NCTF63

VCCAUX\_NCTF64

VCCAUX\_NCTF65

VCCAUX\_NCTF66

VCCAUX\_NCTF67

VCCAUX\_NCTF68

VCCAUX\_NCTF69

VCCAUX\_NCTF70

VCCAUX\_NCTF71

VCCAUX\_NCTF72

VCCAUX\_NCTF73

VCCAUX\_NCTF74

VCCAUX\_NCTF75

VCCAUX\_NCTF76

VCCAUX\_NCTF77

VCCAUX\_NCTF78

VCCAUX\_NCTF79

VCCAUX\_NCTF80

VCCAUX\_NCTF81

VCCAUX\_NCTF82

VCCAUX\_NCTF83

VCCAUX\_NCTF84

VCCAUX\_NCTF85

VCCAUX\_NCTF86

VCCAUX\_NCTF87

VCCAUX\_NCTF88

VCCAUX\_NCTF89

VCCAUX\_NCTF90

VCCAUX\_NCTF91

VCCAUX\_NCTF92

VCCAUX\_NCTF93

VCCAUX\_NCTF94

VCCAUX\_NCTF95

VCCAUX\_NCTF96

VCCAUX\_NCTF97

VCCAUX\_NCTF98

VCCAUX\_NCTF99

VCCAUX\_NCTF100

VCCAUX\_NCTF101

VCCAUX\_NCTF102

VCCAUX\_NCTF103

VCCAUX\_NCTF104

VCCAUX\_NCTF105

VCCAUX\_NCTF106

VCCAUX\_NCTF107

VCCAUX\_NCTF108

VCCAUX\_NCTF109

VCCAUX\_NCTF110

VCCAUX\_NCTF111

VCCAUX\_NCTF112

VCCAUX\_NCTF113

VCCAUX\_NCTF114

VCCAUX\_NCTF115

VCCAUX\_NCTF116

VCCAUX\_NCTF117

VCCAUX\_NCTF118

VCCAUX\_NCTF119

VCCAUX\_NCTF120

VCCAUX\_NCTF121

VCCAUX\_NCTF122

VCCAUX\_NCTF123

VCCAUX\_NCTF124

VCCAUX\_NCTF125

VCCAUX\_NCTF126

VCCAUX\_NCTF127

VCCAUX\_NCTF128

VCCAUX\_NCTF129

VCCAUX\_NCTF130

VCCAUX\_NCTF131

VCCAUX\_NCTF132

VCCAUX\_NCTF133

VCCAUX\_NCTF134

VCCAUX\_NCTF135

VCCAUX\_NCTF136

VCCAUX\_NCTF137

VCCAUX\_NCTF138

VCCAUX\_NCTF139

VCCAUX\_NCTF140

VCCAUX\_NCTF141

VCCAUX\_NCTF142

VCCAUX\_NCTF143

VCCAUX\_NCTF144

VCCAUX\_NCTF145

VCCAUX\_NCTF146

VCCAUX\_NCTF147

VCCAUX\_NCTF148

VCCAUX\_NCTF149

VCCAUX\_NCTF150

VCCAUX\_NCTF151

VCCAUX\_NCTF152

VCCAUX\_NCTF153

VCCAUX\_NCTF154

VCCAUX\_NCTF155

VCCAUX\_NCTF156

VCCAUX\_NCTF157

VCCAUX\_NCTF158

VCCAUX\_NCTF159

VCCAUX\_NCTF160

VCCAUX\_NCTF161

VCCAUX\_NCTF162

VCCAUX\_NCTF163

VCCAUX\_NCTF164

VCCAUX\_NCTF165

VCCAUX\_NCTF166

VCCAUX\_NCTF167

VCCAUX\_NCTF168

VCCAUX\_NCTF169

VCCAUX\_NCTF170

VCCAUX\_NCTF171

VCCAUX\_NCTF172

VCCAUX\_NCTF173

VCCAUX\_NCTF174

VCCAUX\_NCTF175

VCCAUX\_NCTF176

VCCAUX\_NCTF177

VCCAUX\_NCTF178

VCCAUX\_NCTF179

VCCAUX\_NCTF180

VCCAUX\_NCTF181

VCCAUX\_NCTF182

VCCAUX\_NCTF183

VCCAUX\_NCTF184

VCCAUX\_NCTF185

VCCAUX\_NCTF186

VCCAUX\_NCTF187

VCCAUX\_NCTF188

VCCAUX\_NCTF189

VCCAUX\_NCTF190

VCCAUX\_NCTF191

VCCAUX\_NCTF192

VCCAUX\_NCTF193

VCCAUX\_NCTF194

VCCAUX\_NCTF195

VCCAUX\_NCTF196

VCCAUX\_NCTF197

VCCAUX\_NCTF198

VCCAUX\_NCTF199

VCCAUX\_NCTF200

VCCAUX\_NCTF201

VCCAUX\_NCTF202

VCCAUX\_NCTF203

VCCAUX\_NCTF204

VCCAUX\_NCTF205

VCCAUX\_NCTF206

VCCAUX\_NCTF207

VCCAUX\_NCTF208

VCCAUX\_NCTF209

VCCAUX\_NCTF210

VCCAUX\_NCTF211

VCCAUX\_NCTF212

VCCAUX\_NCTF213

VCCAUX\_NCTF214

VCCAUX\_NCTF215

VCCAUX\_NCTF216

VCCAUX\_NCTF217

VCCAUX\_NCTF218

VCCAUX\_NCTF219

VCCAUX\_NCTF220

VCCAUX\_NCTF221

VCCAUX\_NCTF222

VCCAUX\_NCTF223

VCCAUX\_NCTF224

VCCAUX\_NCTF225

VCCAUX\_NCTF226

VCCAUX\_NCTF227

VCCAUX\_NCTF228

VCCAUX\_NCTF229

VCCAUX\_NCTF230

VCCAUX\_NCTF231

VCCAUX\_NCTF232

VCCAUX\_NCTF233

VCCAUX\_NCTF234

VCCAUX\_NCTF235

VCCAUX\_NCTF236

VCCAUX\_NCTF237

VCCAUX\_NCTF238

VCCAUX\_NCTF239

VCCAUX\_NCTF240

VCCAUX\_NCTF241

VCCAUX\_NCTF242

VCCAUX\_NCTF243

VCCAUX\_NCTF244

VCCAUX\_NCTF245

VCCAUX\_NCTF246

VCCAUX\_NCTF247

VCCAUX\_NCTF248


VCCAUX\_NCTF249

VCCAUX\_NCTF250

VCCAUX\_NCTF251

VCCAUX\_NCTF252

VCCAUX\_NCTF253



**NB Power 2**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>06004</b>
	SCALE NONE	SHEET 17	OF 87



**NB Grounds**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	18		87





NB (GM) Decoupling		
SYNC_MASTER=M57_MLB_MG		SYNC_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	19	87	



Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB\_CFG<14> RESERVED

NB\_CFG<15> RESERVED

Internal pull-up

NB_CFG<16>	High = Enabled Low = Disabled
------------	----------------------------------

NBCFG\_DYN\_ODT\_DISABLE

NB\_CFG<17> RESERVED

Internal pull-down

NB_CFG<18>	High = 1.5V Low = 1.05V
------------	----------------------------

NBCFG\_VCC\_1V5

Internal pull-down

NB_CFG<19>	High = Reversed Low = Normal
------------	---------------------------------

NBCFG\_DMI\_REVERSE

Internal pull-down

NB_CFG<20>	High = Both active Low = Only SDVO or PCIe x1
------------	--

NBCFG\_SDVO\_AND\_PCIE

PROBABLY NOT NEEDED

NB\_CFG<3> RESERVED

NB\_CFG<4> RESERVED

Internal pull-up

NB_CFG<5>	High = DMIX4 Low = DMIX2
-----------	-----------------------------

NBCFG\_DMI\_X2

PROBABLY NOT NEEDED

NB\_CFG<6> RESERVED

Internal pull-up

NB_CFG<7>	High = Mobile CPU Low = RESERVED
-----------	-------------------------------------

CPU Strap

NB\_CFG<8> RESERVED

Internal pull-up

NB_CFG<9>	High = Normal Low = Reversed
-----------	---------------------------------

NBCFG\_PEG\_REVERSE

NB\_CFG<10> RESERVED

NB\_CFG<11> RESERVED

**NB Config Straps**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	20	87	



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	21	87	




SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 22 OF 87	







**SB: 4 OF 4**

SYNC\_MASTER=M59\_MLB                      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	051-7164	06004
SCALE		SHT	OF
NONE		24	87




SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	25	87	





**M57 SMBUS CONNECTIONS**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D 051-7164		06004
SCALE		SHT	OF
NONE		27	87

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA


BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Expansion" (surface-mount) slot



## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	28	87	



# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMM\_SCL  
 - =I2C\_SODIMM\_SDA



BOM options provided by this page:  
 (NONE)

NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Factory" (thru-hole) slot



## DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	NONE	SHT	29 OF 87

One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector



**Memory Active Termination**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	30		87

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

### DDR2 Vtt Regulator



**Memory Vtt Supply**


SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	31		87



**DDR2 Vref**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHT 32	OF 87



CRITICAL  
Y3301  
14.31818  
NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

56 (INT PH) 2308 584 PM\_STPPCI\_L (FROM ICH7 GPIO18 STPPCI\*)  
35 (INT PU) 2308 584 PM\_STPCPU\_L (FROM ICH7 GPIO20 STPCPU\*)

44 3403 705 504 FSB\_CLK\_CPU\_N (CPU HOST 133/167MHZ)  
45 3403 705 504 FSB\_CLK\_CPU\_P

41 3403 705 504 FSB\_CLK\_NB\_N (GMCH HOST 133/167MHZ)  
42 3403 705 504 FSB\_CLK\_NB\_P

36 3403 705 504 CPU\_XDP\_CLK\_N (ITP HOST 133/167MHZ)  
37 CPU\_XDP\_CLK\_P

11 3484 3485 581 NB\_CLK\_DREFSSCLKIN\_N (GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)  
10 3484 3485 581 NB\_CLK\_DREFSSCLKIN\_P

14 7045 3485 3484 PEG\_CLK100M\_GPU\_N (GPU PCI-E 100 MHZ)  
13 7045 3485 3484 PEG\_CLK100M\_GPU\_P

9 3484 CK410\_SRC\_CLKREQ1\_L (NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?)

16 3405 3405 2202 SB\_CLK100M\_DMI\_N (ICH7M DMI 100 MHZ)  
15 3405 3405 2202 SB\_CLK100M\_DMI\_P

19 3485 3485 581 PCIE\_CLK100M\_EXCARD\_N (FOR PCI-E CARD)  
18 3405 3405 581 PCIE\_CLK100M\_EXCARD\_P

59 EXCARD\_CLKREQ\_L

22 3405 3405 2202 SB\_CLK100M\_SATA\_N (ICH SATA 100 MHZ)  
21 3405 3405 2202 SB\_CLK100M\_SATA\_P (FROM ICH7 GPIO35)

24 3405 3405 2202 NB\_CLK100M\_GCLKIN\_N (GMCH G\_CLKIN 100 MHZ)  
23 3405 3405 2202 NB\_CLK100M\_GCLKIN\_P (FROM GMCH CLK\_REQ\*)

60 1486 581 CLK\_NB\_OE\_L (WIRELESS PCI-E 100 MHZ)

27 3405 3405 581 PCIE\_CLK100M\_MINI\_N (WIRELESS PCI-E 100 MHZ)  
26 3405 3405 581 PCIE\_CLK100M\_MINI\_P

25 MINI\_CLKREQ\_L (NB CRT/TV GRAPHICS DOTCLK 100MHZ)

30 3485 CK410\_SRC7\_N (GIGA LAN PCI-E 100 MHZ)  
29 3485 CK410\_SRC7\_P

32 3906 3405 3403 ENET\_CLK100M\_PCIE\_N (GIGA LAN PCI-E 100 MHZ)  
33 3906 3405 3403 ENET\_CLK100M\_PCIE\_P

34 3484 CK410\_SRC\_CLKREQ8\_L (GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)  
7 3485 CK410\_27M\_SPREAD  
6 3485 CK410\_27M\_NONSPREAD

2 3488 3487 VR\_PWRGD\_CK410\_L (FROM CPU VCORE PWR GOOD)

48M/FS\_A 3408 CK410\_USB48\_FSA (ICH7M USB 48MHZ)  
54 3488 CK410\_CLK14P3M\_TIMER (ICH7M,SIO,LPC REF. 14.318MHZ)  
53 3488 CK410\_REF1\_FCTSEL0

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

\* FOR INT. GRAPHIC SYSTEM

\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	33	87	





NOSTUFF R3450, R3451, R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

**Clock Termination**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	34	87	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

### TPM Crystal Circuit



### SMC G3Hot Oscillator



#### Mobile Clocking

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 35 OF 87		
NONE			


### IDE (ODD) Connector



Counters 10K pull-up to 5V in ODD to keep SB GPIO <= 3.3V




- 36A4 2186 TP\_SATA\_A\_R2DP == TP\_SATA\_A\_R2DP 2186 36A5  
MAKE\_BASE=TRUE
- 36A4 2186 TP\_SATA\_A\_R2DN == TP\_SATA\_A\_R2DN 2186 36A5  
MAKE\_BASE=TRUE
- 36A4 2186 TP\_SATA\_A\_D2RP == TP\_SATA\_A\_D2RP 2186 36A5  
MAKE\_BASE=TRUE
- 36A4 2186 TP\_SATA\_A\_D2RN == TP\_SATA\_A\_D2RN 2186 36A5  
MAKE\_BASE=TRUE



**PATA Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 36 OF 87		
NONE			



**FireWire Link (TSB83AA22)**


SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	37	87	



**FireWire PHY (TSB83AA22)**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>06004</b>
	SCALE NONE	SHEET 38	OF 87





**ETHERNET CONTROLLER**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 39 OF 87		
NONE			

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	NET_TYPE
PROVIDED	ENETCONN	ENET_100D	ENETCONN_P<0>
BY	ENETCONN	ENET_100D	ENETCONN_N<0>
ETHERNET	ENETCONN	ENET_100D	ENETCONN_P<1>
PHY	ENETCONN	ENET_100D	ENETCONN_N<1>
	ENETCONN	ENET_100D	ENETCONN_P<2>
	ENETCONN	ENET_100D	ENETCONN_N<2>
	ENETCONN	ENET_100D	ENETCONN_P<3>
	ENETCONN	ENET_100D	ENETCONN_N<3>



### Page Notes

Power aliases required by this page:  
 - =PP2V5\_ENET  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	40	87	

# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR\_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

## Yukon Power Control


SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	41	87	




# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWRSW

Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)

BOM options provided by this page:  
 (NONE)


## Port Power Switch



Enables port power when machine is running or on AC.

## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



**Current Limits**  
 0.020 ohm => 2.4A  
 0.025 ohm => 2A  
 0.030 ohm => 1.66A (Ideal)  
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

## FireWire Port Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	43	87	



ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

NET_TYPE	NET	DESCRIPTION	REF
FW	FW_PORT1_TPA_P	FW PORT1 TPA P	3883 4485 4487 44C5
FW	FW_PORT1_TPA_N	FW PORT1 TPA N	3883 4485 4487 44C5
FW	FW_PORT1_TPB_P	FW PORT1 TPB P	3883 4485 4487 44C5
FW	FW_PORT1_TPB_N	FW PORT1 TPB N	3883 4485 4487 44C5
FW	FW_PORT2_TPA_FL_P	FW PORT2 TPA FL P	4482
FW	FW_PORT2_TPA_FL_N	FW PORT2 TPA FL N	4482
FW	FW_PORT2_TPB_FL_P	FW PORT2 TPB FL P	4482
FW	FW_PORT2_TPB_FL_N	FW PORT2 TPB FL N	4482

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b v1.33

### Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

### Termination


Place close to FireWire PHY



Note: The peaking inductors were changed to resistors to allow placement in an area restricted by DFM rules for only Rs and Cs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND,18nH-15mA,0402	L4660,L4661,L4662,L4663	CRITICAL	

### Late-VG Protection Power



PP2V4\_FWLATEVG needs to be biased to at least 2.1V for FW signal integrity and should be biased to 2.4V for margin. R4690 should be 390 Ohms max for a 3.3V rail


### "Snapback" & "Late VG" Protection



Note: Trace PPFW\_PORT1\_VP should handle up to 5A

Place C4629 close to pin 5 of connector

### "Snapback" & "Late VG" Protection



**FireWire Ports**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=06/27/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	44	87	



Camera Connector

Camera Connector  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 45 OF 87		
NONE			



**Internal USB Hub**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	46	87	



**External USB Connector**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	47	87	


# Left I/O Board Connector



**Left I/O Board Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	48	87	



**Current & Thermal Sensors**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 49 OF 87		
NONE			



8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



**PCI-E Connections**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	50		87

8

7

6

5





4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC\_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.



LAYOUT NOTE: PLACE C5807 NEAR PIN F1

LAYOUT NOTE: PLACE R5899 AND C5820 NEAR SMC PIN N14, N15

**SMC**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	51	87	

D

D




Silk: "SMC\_RST"




C


C



Silk: "PWR\_BTN"





### SMC 3.3V to 1.05V Level Shifting



B


B

### SMC AVREF Supply



### SMC PWRGD Circuit



Reports when 5V S5 and 3.3V S5 are in regulation



A


A

### System (Sleep) LED Circuit



**SMC Support**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	52	87	



**LPC+ Debug Connector**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	53		87

# GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



# GPU Die Thermal Sensor



**Thermal Sensors**


SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	54	87	



CPU Voltage Sense / Filter

PBUS Voltage Sense Enable & Filter

GPU Voltage Sense / Filter

DCIN Current Sense Filter

Battery Current Sense Filter

CPU Current Sense Filter

GPU Current Sense Filter

1.5V S0 (NB) Current Sense Filter

1.05V S0 (NB) Current Sense Filter


Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits

**Current & Voltage Sensing**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	55	87	






R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)

R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M  
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

**SPI BOOTROM**  
 SYNC\_MASTER=M59\_MLB    SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHT 56	OF 87

8

7

6

5

4

3


2

1


D

D

### Left ALS Filter




### Right ALS Circuit



C

C

### Keyboard LED Driver



B

B

### ALS Support

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	57	87	

A

A

8

7

6


5

4

3

2

1




6107 58C4 5785 55A8 53C4 36D6 31C5 25D8 5D4 502 PP5V\_S0  
 8183 8085 80A1 7988 71A6 6783 6781 67A1 6685 6281 PP3V3\_S0  
 2084 20A4 19C7 19C6 17C6 1A54 1A57 19C5 1D4 5A4  
 2401 2488 2486 2484 23D4 21D3 20C4 19C4 2088 2084  
 23D3 19C7 29A6 29A1 28A6 27D8 27D4 27D3 27D3  
 2401 23C4 49C7 49C4 48D6 48D4 48A6 48D6  
 6583 62A6 61D8 61A3 60D4 60C7 58C4 5786 54D4  
 7102 67C5 67C3 6783 67A3 6686 6681 6681 65D6  
 7102 67C5 67C3 62D5 62C6 62B3 62A4 59D3 59A8


6107 58C7 5785 55A8 53C4 36D6 31C5 25D8 5D4 502 PP5V\_S0  
 8183 8085 80A1 7988 71A6 6783 6781 67A1 6685 6281 PP3V3\_S0  
 2084 20A4 19C7 19C6 17C6 1A54 1A57 19C5 1D4 5A4  
 2401 2488 2486 2484 23D4 21D3 20C4 19C4 2088 2084  
 23D3 19C7 29A6 29A1 28A6 27D8 27D4 27D3 27D3  
 2401 23C4 49C7 49C4 48D6 48D4 48A6 48D6  
 6583 62A6 61D8 61A3 60D4 60C7 58C7 5786 54D4  
 7102 67C5 67C3 62D5 62C6 62B3 62A4 59D3 59A8

**Fan Connectors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT 58 OF 87		
NONE			



Desired orientation when placed on board top-side:




Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT		OF
NONE	59		87



LAYOUT NOTE:  
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:  
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:  
SINCE CURRENT OF VSB IS NOT YET ON SPEC,  
1/8W (R6704/R6705) IS USED FOR NOW

**TPM**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHT 60	OF 87



DPRSLPVR	DPRSTP*	PSI*	Operation Mode	
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

U7530	ISL9504CRZ	QFN
BOOT1	36	IMVP6_BOOT1
BOOT2	26	IMVP6_BOOT2
VID4	41	IMVP6_VID4
VID3	40	IMVP6_VID3
VID2	39	IMVP6_VID2
VID1	38	IMVP6_VID1
VID0	37	IMVP6_VID0
UGATE1	35	IMVP6_UGATE1
PGND1	33	(GND)
ISEN1	24	IMVP6_ISEN1
UGATE2	27	IMVP6_UGATE2
PHASE2	28	IMVP6_PHASE2
LGATE2	30	IMVP6_LGATE2
PGND2	29	(GND)
ISEN2	23	IMVP6_ISEN2
VSUM	19	IMVP6_VSUM
OCSET	8	IMVP6_OCSET
VO	18	IMVP6_VO
DROOP	16	IMVP6_DROOP
DFB	17	IMVP6_DFB
VSEN	14	IMVP6_VSEN
RTN	15	IMVP6_RTN
GND	21	TPAD
	49	

**CPU VCore Current Sense**



$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} = -2.3mV (+/- -1A \text{ offset})$   
 $V_{out @ 36A} = 2.44V - 2.60V$

**IMVP6 CPU VCore Regulator**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	06004
SCALE	SHT	OF
NONE	61	87








Connect to RUNSS pins to control outputs.  
 If unconnected, powers up with VIN.  
 NOTE: Be aware of pull-ups to VIN on these signals.

Placement Note:  
 PLACE C7675 NEAR U7670 PIN 7


**5V / 1.5V Power Supply**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	62	87	


### 2.5V S3 Regulator




### 2.5V S0 FET




### 2.5V D3Cold FET



### 1.2V S3 Regulator




### 1.2V D3Cold FET




Connect RUNSS off-page to control  
If unconnected, powers up with PVIN.  
NOTE: Be aware of pull-up on this signal.

**2.5V & 1.2V Regulators**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	63	87	





1.8V D3Cold FET



<b>1.8V Supply</b>	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
<b>NOTICE OF PROPRIETARY PROPERTY</b>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	64	87	



**3.3V / 1.05V Power Supplies**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SCALE	SHT	OF	REV.
	NONE	65	87	06004

# Power Control Signals

## 3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




## 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



## Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



## 3.3V G3Hot Supply & Power Control

SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	66	87	









### DC-In Connector



### Inrush Limiter



### Battery Connector



NOTE: R8210 is on M57 LIO!

System must provide 10K-70K impedance to A52 adapter for system load detection. REQ of R8210 (on M57 LIO), R8212, & R8213 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R8210-R8215 and 3.42V:  
Worst case Vth: min:12.47V, max: 13.54V

### DC-In & Battery Connectors

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	NONE	SHT	68 OF 87

# PBus Supply & Battery Charger



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1510	1	ISL6257H, BATT CHGR, 28P, QFN, LF	U8300	CRITICAL	ISL6257H
116S0004	1	0 OHM, 5%, 1/16W, 0402, SMD, LF	R8304		ISL6257H


## Battery Charge FET



PBus Supply & Batt. Charger  
 SYNC\_MASTER=M59\_L10 SYNC\_DATE=09/15/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	69	87	



**ATI M56 PCI-E**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SHEET 70 OF 87	


### GPU VCore Current Sense

### GPU VCore Supply





### Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC based on BBP voltage. NOTE: BBP tracks VDDC based on GPU voltage GP10.



### Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



**GPU (M56) Core Supplies**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	71	87	

Page Notes

Power aliases required by this page:  
 - =PP1V5\_GPU\_VDD15  
 - =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



**ATI M56 Core Power**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	72	87	



Page Notes

Power aliases required by this page:
- =PP1V8R2V0\_S0\_FB\_GPU
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



D

D

C

C

B

B

A

A

ATI M56 Frame Buffer I/F
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHT, OF. Values: D, 051-7164, 06004, NONE, 73, OF 87.



APPLE COMPUTER INC.





ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

7702 7706 7787 7482 7104 7188 7184 67A5 67A3 65C7 PP3V3 D3C  
 82D7 82A7 80D5 80B2

Renamed signals

77A5 74C1 3484 3482 GPU\_CLK27M == GPU\_CLK27M 3482 3484  
 MAKE\_BASE=TRUE


Unused signals

77A5 74C1 NC\_GPU\_XTALOUT == NC\_GPU\_XTALOUT 74C2 77A5  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77A3 74C1 NC\_ATI\_ROMCS\_L == NC\_ATI\_ROMCS\_L 74C2 77A3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 74C1 73D5 NC\_FB\_A\_MAI2 == NC\_FB\_A\_MAI2 73D5 74C2  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 74C1 73D1 NC\_FB\_B\_MAI2 == NC\_FB\_B\_MAI2 73D1 74C2  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77C3 74C1 NC\_GPU\_GENERICA == NC\_GPU\_GENERICA 74C2 77C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77C3 74C1 NC\_GPU\_GENERICB == NC\_GPU\_GENERICB 74C2 77C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77C3 74C1 NC\_GPU\_GENERICC == NC\_GPU\_GENERICC 74C2 77C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78C3 74C1 NC\_GPU\_VGA\_R == NC\_GPU\_VGA\_R 74C2 78C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78C3 74C1 NC\_GPU\_VGA\_G == NC\_GPU\_VGA\_G 74C2 78C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78C3 74C1 NC\_GPU\_VGA\_B == NC\_GPU\_VGA\_B 74C2 78C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78B3 74C1 TP\_GPU\_VGA\_HSYNC == TP\_GPU\_VGA\_HSYNC 74C2 78B3  
 MAKE\_BASE=TRUE  
 78B3 74C1 TP\_GPU\_VGA\_VSYNC == TP\_GPU\_VGA\_VSYNC 74C2 78B3  
 MAKE\_BASE=TRUE  
 78B3 74C1 NC\_GPU\_TV\_Y == NC\_GPU\_TV\_Y 74C2 78B3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78B3 74B1 NC\_GPU\_TV\_C == NC\_GPU\_TV\_C 74B2 78B3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78B3 74B1 NC\_GPU\_TV\_COMP == NC\_GPU\_TV\_COMP 74B2 78B3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78B3 74B1 NC\_LVDS\_U\_DATAP<3> == NC\_LVDS\_U\_DATAP<3> 74B2 78B3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78B3 74B1 NC\_LVDS\_U\_DATAN<3> == NC\_LVDS\_U\_DATAN<3> 74B2 78B3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78A3 74B1 NC\_LVDS\_L\_DATAP<3> == NC\_LVDS\_L\_DATAP<3> 74B2 78A3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 78A3 74B1 NC\_LVDS\_L\_DATAN<3> == NC\_LVDS\_L\_DATAN<3> 74B2 78A3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77C3 74B1 NC\_ATI\_DVPCCLK == NC\_ATI\_DVPCCLK 74B2 77C3  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77C3 77B3 NC\_ATI\_DVPCNTL<2..0> == ATI\_DVPCNTL<2..0>  
 MAKE\_BASE=TRUE NO\_TEST=TRUE  
 77B3 NC\_ATI\_DVPCNTL<23..16> == ATI\_DVPCNTL<23..16>  
 MAKE\_BASE=TRUE NO\_TEST=TRUE

Required for debug access

77B3 77A3 TP\_ATI\_DVPCNTL<23..16> == ATI\_DVPCNTL<23..16>  
 MAKE\_BASE=TRUE

Also required: GPIO10 - GPIO13




**GPU Straps**  
 SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	74	87	

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	75	OF 87
NONE			

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



GDDR3 Frame Buffer B

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	76	87	

Page Notes

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters


BOM options provided by this page:  
 (NONE)

D

C

B

A



D

C

B

A

ATI M56 GPIO/DVO/Misc

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	77	87	

Page Notes


Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb



ATI M56 Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	78	87	









### TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.



### VGA SYNC BUFFERS




PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
	TMDS	TMDS
	TMDS	TMDS
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN
	TMDSCONN	TMDSCONN

### ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



### DVI INTERFACE


#### DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

### 3V LEVEL SHIFTERS



**External Display Connector**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

D

C

C

B

B

A

A

8

7

6

5

4

3


2

1


D

D


### IR & Sleep LED Connector



### Top-Case Connector



### Bluetooth (M13P) & SATA HDD Flex Connector



C

C

B

B

A

A

#### M57 SPECIFIC CONNECTORS

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	81	87	

8

7

6

5

4


3

2

1


### LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.




### PGOOD Monitor for GPU Rails

D3CPGOOD\_ALL BOM option stuffs LTC2903 circuit to monitor all D3C rails to qualify D3CPGOOD. D3CPGOOD\_3V3 BOM option uses only PP3V3\_D3C to qualify D3CPGOOD.




### LVDS Mux Selection Qualification


Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns




### GPU DDC Pass FETs



### LVDS I/F Mux



### Panel/Backlight Control Mux



**LVDS Interface Pull-downs**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=09/15/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	87
NONE			

8

7

6

5

4

3

2

1

Revision History

D

D

C

C

B

B

A

A

Revision History

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 06004
	SCALE NONE	SH1 83	OF 87

8

7

6

5

4

3

2

1

### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.  
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.  
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.  
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.  
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.  
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_OTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.  
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

### DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM\_\*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

### PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

### Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

### Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?
USB2_CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

### Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

### Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

### Napa Platform Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	
NONE	84	87	

### GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	?
FB_CLK	*	=2.5:1_SPACING	?
FB_DATA	*	=2.5:1_SPACING	?

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.  
 CTRL lines are 55-ohm single-ended impedance.  
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	?
TMDS	*	=3:1_SPACING	?
VGA	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	?
TMDS_PAIR2PAIR	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.  
 LVDS and TMDS pairs should be kept at least 25 mils apart.  
 Ground shields can be used around each pair if spacing cannot be met.  
 VGA should be routed as close to 75-ohms single-ended impedance as possible.  
 VGA signals should be kept at least 15 mils from other traces.  
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	?
FW	*	=3:1_SPACING	?

note

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

### More System Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	85	87	



M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (ALL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM					
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM					
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM					
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM					
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM					
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM					
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM					
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
Unsupported rule									
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM		
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM		
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM		
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM		
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	?
1.8:1_SPACING	ISL2, ISL11	0.1 MM	?
2:1_SPACING	ISL2, ISL11	0.1 MM	?
2.5:1_SPACING	ISL2, ISL11	0.1 MM	?
3:1_SPACING	ISL2, ISL11	0.1 MM	?
4:1_SPACING	ISL2, ISL11	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	?
CLK_PCIE	ISL2, ISL11	0.1 MM	?
CLK_MED	ISL2, ISL11	0.1 MM	?
CLK_SLOW	ISL2, ISL11	0.1 MM	?
CPU_COMP	ISL2, ISL11	0.1 MM	?
CPU_OTLREF	ISL2, ISL11	0.1 MM	?
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	?
DMI	ISL2, ISL11	0.1 MM	?
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
MEM_ZOTHER	ISL2, ISL11	0.1 MM	?
PCIE	ISL2, ISL11	0.1 MM	?
SATA	ISL2, ISL11	0.1 MM	?
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
VGA	ISL2, ISL11	0.1 MM	?

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR1ADDR_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_ADDR2ADSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DATA_OVERRIDE	*	=STANDARD_OVERRIDE	?
FSB_DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?
FSB_DATA2DSTB_OVERRIDE	*	=2:1_SPACING_OVERRIDE	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_ZOTHER_OVERRIDE	*	0.5 MM_OVERRIDE	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI_OVERRIDE	*	0.1 MM_OVERRIDE	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE
MEM_70D_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE
MEM_85D_OVERRIDE	*	Y	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE	0.100 MM_OVERRIDE

M9 Spacing & Physical Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	SHT	OF	REV.
NONE	86	87	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		NET_NAME	START	END
	PHYSICAL	SPACING			
	FSB_55S	FSB_COMMON	FSB_ADS_L	587 704	1204
	FSB_55S	FSB_COMMON	FSB_BNR_L	587 704	1204
	FSB_55S	FSB_COMMON	FSB_BPR1_L	706	1204
	FSB_55S	FSB_COMMON	FSB_BREQ0_L	587 704	1204
	FSB_55S	FSB_COMMON	FSB_DB5Y_L	587 704	1284
	FSB_55S	FSB_COMMON	FSB_DEFER_L	706	1284
	FSB_55S	FSB_COMMON	FSB_DPWR_L	584 783	1284
	FSB_55S	FSB_COMMON	FSB_DRDY_L	587 704	1284
	FSB_55S	FSB_COMMON	FSB_HIT_L	587 704	1284
	FSB_55S	FSB_COMMON	FSB_HITM_L	587 704	1284
	FSB_55S	FSB_COMMON	FSB_LOCK_L	587 704	1284
	FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	706	1284
	FSB_55S	FSB_COMMON	FSB_TRDY_L	706	1284
	FSB_55S	FSB_COMMON	FSB_CPURST_L	584 704	1185 1204
	FSB_55S	FSB_DATA	FSB_D_L<63..0>	587 783 784 703 704	1286 1206 1206
	FSB_55S	FSB_DATA	FSB_DINV_L<3..0>	587 783 784 703 704	1284
	FSB_55S	FSB_DSTR	FSB_DSTBF_L<3..0>	587 783 784 703 704	1284
	FSB_55S	FSB_DSTR	FSB_DSTBN_L<3..0>	587 783 784 703 704	1284
	FSB_55S	FSB_ADDR	FSB_A_L<31..3>	587 708 708	1204 1204
	FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	587 708	1284 1284
	FSB_55S	FSB_ADDR	FSB_ADSTB_L<3..0>	587 708	1204 1204
	CPU_55S		FSB_IERR_L	706	
	CPU_55S		FSB_FERR_L		
	CPU_55S		CPU_PWRGD	584 783	2104
	CPU_55S		CPU_INTR	708	2104
	CPU_55S		CPU_NMI	708	2104
	CPU_55S		CPU_A20M_L	708	2104
	CPU_55S		CPU_DP5LP_L	584 783	2104
	CPU_55S		CPU_IGNNE_L	708	2104
	CPU_55S		CPU_INIT_L	706	2104
	CPU_55S		CPU_SMI_L	708	2104
	CPU_55S		CPU_STPCLK_L	504 708	2104
	CPU_55S	CPU_2701	CPU_THERMTRIP_L		
	CPU_55S	CPU_2701	PM DPRSLPVR	584 1487 2303	6108
	CPU_55S	CPU_2701	IMVP DPRSLPVR	504	6107
	CPU_55S	CPU_GTLREF	CPU_GTLREF	784	
	CPU_55S	CPU_COMP	CPU_COMP<3>	783	
	CPU_27F4S	CPU_COMP	CPU_COMP<2>	783	
	CPU_55S	CPU_COMP	CPU_COMP<1>	783	
	CPU_27F4S	CPU_COMP	CPU_COMP<0>	783	
	CPU_55S	CPU_17F	XDP_BPM_L<5..0>	706	1183
	CLK_FSB_100D	CPU_17F	CPU_XDP_CLK_P	1183 3304 3403	3405
	CLK_FSB_100D	CPU_17F	CPU_XDP_CLK_N	1183 3304 3403	3405
	CPU_55S	CPU_17F	ITPRESET_L	1183	
	CPU_55S	CPU_2701	CPU_VID<6..0>	887 902	8786
	CPU_55S	CPU_2701	CPU_VID<6..0>	887 902	8786
THERM	CPU_27F4S	CPU_VCCSENSE	CPU_VCCSENSE_P	886	6181
THERM	CPU_27F4S	CPU_VCCSENSE	CPU_VCCSENSE_N	886	61A1
	CPU_27F4S	CPU_VCCSENSE	IMVP6_VSEN_P	61A3	
	CPU_27F4S	CPU_VCCSENSE	IMVP6_VSEN_N	61A3	

MEM_CLK	MEM_70D
MEM_CTRM	MEM_45S
MEM_CND	MEM_55S
MEM_DATA	MEM_55S
MEM_DQS	MEM_85D
FB_CLK	FB_75D
FB_ADCTER	FB_55S_TO_55S
FB_ADCTER	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_80D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPT	SPT_55S
CLK_FSB	CLK_FSB_100D
CLK_NCFE	CLK_NCFE_100D
CLK_HSD	CLK_HSD_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB_ACZ_BITCLK	2106
AUDIO_55S	AUDIO	ACZ_BITCLK	501 2107 4883
AUDIO_55S	AUDIO	SB_ACZ_SYNC	2106
AUDIO_55S	AUDIO	ACZ_SYNC	501 2107 4883
AUDIO_55S	AUDIO	SB_ACZ_RST_L	2106
AUDIO_55S	AUDIO	ACZ_RST_L	501 2107 4883
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	501 2107 4883
AUDIO_55S	AUDIO	SB_ACZ_SDATAOUT	2106
AUDIO_55S	AUDIO	ACZ_SDATAOUT	501 2107 4883
TMDS	TMDS	TMDS_CLK_P	7803 7907 8088
TMDS	TMDS	TMDS_CLK_N	7803 7907 8008
TMDS	TMDS	TMDS_DATA_P<5..3>	7803 7907 80A8 8088
TMDS	TMDS	TMDS_DATA_N<5..3>	7803 7907 80A8 8088
TMDS	TMDS	TMDS_DATA_P<2..0>	7803 7907 8008 8088
TMDS	TMDS	TMDS_DATA_N<2..0>	7803 7907 8008 8088
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	80A5 80A6 80D1
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	80A5 80C6 80D1
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	80A6 80B3 80B5 80B6 80D1
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	80A6 80B3 80B5 80B6 80D1
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	80B3 80B5 80C6 80D1 80D6
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	80B3 80B5 80C6 80D1 80D6

### M57 NET PROPERTIES

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	06004
SCALE	NONE	SHT	87 OF 87