

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.



SCHEM, BKUP BATT/RT USB, PB17 "

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		356260	PRODUCTION RELEASED	12/16/04?	

12/16/2004

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	PCB NOTES AND HOLES
3	BACK UP BATTERY / SUPERCAP
4	RIGHT USB PORT
5	CONSTRAINTS / REVISION HISTORY
6	SIGNAL LOCATIONS
7	COMPONENT LOCATIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6753	1	SCHEM, JADE, PB17	SCH1	
820-1734	1	PCBF, JADE, PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		 Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		SCALE NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6753 REV. A
				SHT 1 OF 7	

8

7

6

5

4

3

2

1

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)
2 PREPREG (3MIL)	GROUND (1/2 OZ)
3 LAMINATE (4MIL)	SIGNAL (1/2 OZ)
4 PREPREG (3MIL)	SIGNAL (1/2 OZ)
5 LAMINATE (4MIL)	GROUND (1/2 OZ)
6 PREPREG (2MIL)	CUT POWER PLANE(1 OZ)
7 LAMINATE (3MIL)	CUT POWER PLANE(1 OZ)
8 PREPREG (2MIL)	GROUND (1/2 OZ)
9 LAMINATE (4MIL)	SIGNAL (1/2 OZ)
10 PREPREG (3MIL)	SIGNAL (1/2 OZ)
11 LAMINATE (4MIL)	GROUND (1/2 OZ)
12 PREPREG (3MIL)	SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES




PCB BOARD STANDOFFS

BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6753	A
SCALE	SHT	OF	
NONE	2	7	

BACKUP BATTERY CHARGER



PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S0272	1	FRA_IRF5803	FRA-TSOP-6H	(XSTR,MSFT,P-CH,40V,2.7A,190 MOHM,TSOP-6)					Q4	CRITICAL	BACKUP_BATT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0060	376S0272	BACKUP_BATT	Q4	ALTERNATE SOURCE

THE PADS OF J3 AND R6 ARE COVERED BY SOLDER MASK TO PREVENT SHORTING TO BACKUP BATTERY CELL. IF SUPERCAP IS NEEDED, FAB HAS TO BE MODIFIED.

$I(REF) = 1.182V / (R7 + R5) = 0.799\mu A$
 Hysteresis band voltage (VHB) = $2 * I(REF) * R7 = 77.9mV$
 Both inputs are compared to REF - Hysteresis voltage ($1.182V \pm 0.5 * VHB$)

BACK UP BATTERY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6753	A
SCALE	NONE	SHT	OF
		3	7

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

RIGHT USB PORT



PUT L2, L4 AND L5 ACROSS THE MOAT



USB CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	4 OF 7	A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	MATCHED_DELAY
USB	USB_D2M	USB_D2	USB_D2:J2.5:L2.1:200
	USB_D2P	USB_D2	USB_D2:J2.6:L2.2:200
	USB_D2M_EMI	USB_D2_EMI	USB_D2_EMI:L2.4:J1.2:200
	USB_D2P_EMI	USB_D2_EMI	USB_D2_EMI:L2.3:J1.3:200

Power Signals

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
BATTERY	24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	14V_PBUS	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	PBUS_BB_IN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	PBUS_SR2	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	PBUS_SR1	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	PBUS_BB_SW	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+V_BBATT	VOLTAGE=4.2V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+V_BBATT_RAM	VOLTAGE=4.2V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	BBATT_VSS	VOLTAGE=0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	BBATT_VSS_SW	VOLTAGE=0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+5_5V_SUPERCAP	VOLTAGE=5.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+PWR_SUPERCAP	VOLTAGE=5.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	MAX1879	MAX1879_ADJ	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
		BBATT_INPUT_DIV_L	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
S8241	PROT_D0	VOLTAGE=4.2V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	PROT_C0	VOLTAGE=4.2V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	9_12V_DET	VOLTAGE=1.2V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
MAX933	3_28V_DET	VOLTAGE=1.2V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	BOOST_ENABLE	VOLTAGE=4.2V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LT1613	BBATT_OUT	VOLTAGE=4.2V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	BBATT_BOOST	VOLTAGE=6.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	BOOST_OUT	VOLTAGE=6.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	LT1613_FB	VOLTAGE=1.3V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
USB	LT1613_FB_RC	VOLTAGE=1.3V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	+5V_USB_VDD_SW	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+5V_USB_VDD_RIGHT	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+5V_USB_VDD_RIGHT_EMI	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	RIGHT_USB_GND	VOLTAGE=0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	GND	VOLTAGE=0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	

REVISION HISTORY

12/15/03 - DESIGN ORIGINATED FROM 051-6475
 12/15/03 - (PG. 4) UPDATED USB POWER SWITCH TO MIC2025
 13/15/03 - (PG. 3) SWAPPED PINS 3 & 9 ON J2
 03/29/04 - (PG. 3) ADDED ALTERNATE FOR FAIRCHILD FET (Q4)
 03/29/04 - PRODUCTION RELEASE

09/23/04 - SCHEMATIC FROM Q41A DOB
 09/23/04 - ADD SUPERCAP

12/16/04 - SCHEMATIC RELEASE FOR PRODUCTION

SIGNAL CONSTRAINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6753	A
SCALE	SHT	OF
NONE	5	7

www.vinafix.vn

8

7

6


5

4

3

2

1




*** Signal Cross-Reference for the entire design ***

```

+5V_MAIN          5C6>
+5V_USB_VDD_RIGHT 4C5<> 5C6>
+5V_USB_VDD_RIGHT_EMI 4C4<> 5C6>
+5V_USB_VDD_SW    5C6>
+5_VF_SUPERCAP    5C6>
+PMR_SUPERCAP     3C7<> 3D7< 5C6>
+V_BBATT           3B8<> 3D1<> 5D6>
+V_BBATT_MAIN      3D2<> 5D6>
3_2V_DET           3B7< 5C6>
3_1V_DET           3A7< 5C6>
14V_PBUS           2B1<> 2B8< 3D7<> 5D6>
24V_PBUS           3B1<> 3D7< 5D6>
24V_PBUS_CONN     3D7<>
BBATT_BOOST        3B4<> 5C6>
BBATT_CHRG_ENABLE_I 3C4<>
BBATT_DISCHRG_ENABLE 3B6<> 3C7<> 5C6>
BBATT_ENABLE       3C6<
BBATT_INPUT_DIV_L 3D6<> 5C6>
BBATT_INPT_ENABLE 3C7<>
BBATT_OUT          3B5<> 5C6>
BBATT_VDD          3C1<
BBATT_VSS          3C2<> 5D6>
BBATT_VSS_FILTER   3C2<
BBATT_VSS_SW       3C2<> 5D6>
BOOST_ENABLE       3B6<> 5C6>
BOOST_ENABLE_L     3B6<>
BOOST_OUT          3B3<> 5C6>
CHRG_LED           3C5<
L7111_FB           3B4<> 5C6>
L7111_FB_RC        3B3< 5C6>
MAX933_BYPASS      3A7<
MAX933_REF         3A6<>
MAX1879_ADJ        3C4<> 5C6>
MAX1879_ADJ_SR     3C4<
MAX1879_THERM      3C5<>
PBUS_B1_IN         3D4<> 5D6>
PBUS_B1_SW         3D4<> 5D6>
PBUS_B1            3D5<> 5D6>
PBUS_B2            3D5<> 5D6>
PROF_CS            3C2<> 5C6>
PROF_DO            3C2<> 5C6>
PROF_VN            3C2<
RIGHT_USB_OHMO     4B4<> 5C6>
USB_D2M            3D8<> 4C5<> 5D7>
USB_D2M_EMI        4C4<> 5D7>
USB_D2F            3D7<> 4C5<> 5D7>
USB_D2F_EMI        4C4<> 5D7>
USB_RIGHT_EM_A     3D7<> 4C6<
USB_RIGHT_FLG_A    3D8<> 4C5>

```



*** Part Cross-Reference for the entire design ***

- B1 BATTERY_3A 3
- C1 CAP 4
- C2 CAP 4
- C3 CAP 3
- C4 CAP_P 3
- C5 CAP 3
- C6 CAP 4
- C7 CAP 4
- C8 CAP 4
- C9 CAP 4
- C10 CAP 4
- C11 CAP 3
- C12 CAP 3
- C13 CAP 3
- C14 CAP 3
- C15 CAP 3
- C16 CAP 3
- C17 CAP 3
- C18 CAP 3
- C19 CAP 3
- C20 CAP 3
- C21 CAP 3
- C22 CAP 3
- C23 CAP 3
- C24 CAP 3
- C25 CAP_P 4
- D1 DIODE_SCHOT 3
- D2 DIODE_SCHOT 3
- D3 DIODE_SCHOT 3
- D4 DIODE_SCHOT 3
- S1 LED 3
- J1 CON_F48T_S2HT_TH 4
- J2 CON_F128T_D4HT_SM1 3
- J3 CON_28TSM_125 3
- L1 IND 3
- L2 FILTER_4P 4
- L3 IND 4
- L4 IND 4
- L5 IND 4
- Q1 TRA_2HT002 3
- Q4 TRA_FDC614P 3
- Q5 TRA_FDC638P 3
- Q6 TRA_FDC638P 3
- R1 RES 3
- R2 RES 3
- R3 RES 3
- R4 RES 3
- R5 THERMISTOR 3
- R6 RES 3
- R7 RES 3
- R8 RES 4
- R9 RES 4
- R10 RES 3
- R11 RES 3
- R12 RES 3
- R13 RES 3
- R14 RES 3
- R15 RES 3
- R16 RES 3
- R17 RES 3
- R18 RES 3
- R19 RES 3
- R20 RES 3
- R21 RES 3
- R22 RES 3
- R23 RES 3
- R24 RES 3
- R25 RES 3
- R26 RES 3
- R27 RES 3
- R28 RES 3
- U1 INT_MIC0205 4
- U2 DCDC_L51613 3
- U3 TRA_FDC6301N 3
- U4 INT_PIC0205 4
- U5 MAX1679 3
- U6 TRA_FDC6301N 3
- U7 MAX333 3
- XV1 JUMPER 3
- YV1 MYGSOLE 2