

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE
02		248015	ENGINEERING RELEASED
			DATE
			12/05/03

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


# SCHEM, COOPER, Q16A


Sun Dec 7 19:43:33 2003

## BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6570	1	SCHEM, COOPER, Q16A	SCH1	
820-1600	1	PCBF, COOPER, Q16A	PCB1	
065-4818	1	CMNPRTS, MLB, PB15	DMS1	DMS630-4968&DMS630-4969
065-4816	1	SELPRTS, MLB, PB15, BTR	DMS2	DMS630-4968
065-4817	1	SELPRTS, MLB, PB15, BST	DMS3	DMS630-4969

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D DRAWING NUMBER 051-6570 REV. 01	
		SHT 1 OF 44			




**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 01	01
SCALE		SHEET	OF
NONE		2	44

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	3 OF 44

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


## BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA	
1	SIGNAL (1/2 OZ + COPPER PLATING)
2	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
3	PREPREG (3 MIL) / GROUND (1/2 OZ)
4	CORE (3 MIL) / SIGNAL (1/2 OZ)
5	PREPREG (5 MIL) / CUT POWER PLANE (1 OZ)
6	CORE (5 MIL) / CUT POWER PLANE (1 OZ)
7	PREPREG (5 MIL) / SIGNAL (1/2 OZ)
8	CORE (3 MIL) / GROUND (1/2 OZ)
9	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
10	PREPREG (3 MIL) / SIGNAL (1/2 OZ + COPPER PLATING)


## BOARD HOLES

### CHASSIS MOUNTS


#### ASICS HEATSINK MOUNTS I/O AREA




#### INVERTER



#### MECH. HOLES



## GROUND VIAS




## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	4 OF 44





**CPU\_VCORE DECOUPLING NETWORK**

**CPU\_OVDD DECOUPLING NETWORK**

**CPU INTERNAL PLL FILTERING**

**MPC7447 PULL-UPS**

MORE 0805 10UF CAPS ON VCORE POWER SUPPLY PAGE (PG 32)

**XW34**

ADT7460\_VCORE\_MON 1 0 2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2855	1	IC, APOLLO7 PM, R1.0, 1.50GHZ, 1.30V CORE U56		CRITICAL	CPU_BST
337S2856	1	IC, APOLLO7 PM, R1.0, 1.33GHZ, 1.23V CORE U56		CRITICAL	CPU_BTR

OMIT  
**U56**  
 1.XXGHZ  
 APOLLO7-1.XXV  
 BGA  
 (1 OF 3)

Signal	Pin	Function
CPU_BR_L	D2	BR*
CPU_BG_L	M1	BG*
CPU_TS_L	L4	TS*
CPU_PULLDOWN	E11	A0
	H1	A1
	C11	A2
	G3	A3
CPU_ADDR<0>	F10	A4
CPU_ADDR<1>	L2	A5
CPU_ADDR<2>	D11	A6
CPU_ADDR<3>	D1	A7
CPU_ADDR<4>	C10	A8
CPU_ADDR<5>	G2	A9
CPU_ADDR<6>	D12	A10
CPU_ADDR<7>	L3	A11
CPU_ADDR<8>	G4	A12
CPU_ADDR<9>	T2	A13
CPU_ADDR<10>	F4	A14
CPU_ADDR<11>	V1	A15
CPU_ADDR<12>	J4	A16
CPU_ADDR<13>	R2	A17
CPU_ADDR<14>	K5	A18
CPU_ADDR<15>	W2	A19
CPU_ADDR<16>	J2	A20
CPU_ADDR<17>	K4	A21
CPU_ADDR<18>	N4	A22
CPU_ADDR<19>	J3	A23
CPU_ADDR<20>	M5	A24
CPU_ADDR<21>	P5	A25
CPU_ADDR<22>	N3	A26
CPU_ADDR<23>	T1	A27
CPU_ADDR<24>	V2	A28
CPU_ADDR<25>	U1	A29
CPU_ADDR<26>	N5	A30
CPU_ADDR<27>	W1	A31
CPU_ADDR<28>	B12	A32
CPU_ADDR<29>	C4	A33
CPU_ADDR<30>	G10	A34
CPU_ADDR<31>	B11	A35
NC	C1	AP0
NC	E3	AP1
NC	H6	AP2
NC	F5	AP3
NC	G7	AP4
CPU_TT<0>	E5	TT0
CPU_TT<1>	E6	TT1
CPU_TT<2>	F6	TT2
CPU_TT<3>	E9	TT3
CPU_TT<4>	C5	TT4
CPU_TBST_L	F11	TBST*
CPU_TSIZ<0>	G6	TSIZ0
CPU_TSIZ<1>	F7	TSIZ1
CPU_TSIZ<2>	E7	TSIZ2
CPU_GBL_L	E2	GBL*
CPU_WT_L	D1	WT*
CPU_CI_L	J1	CI*
CPU_AAACK_L	R1	AAACK*
CPU_ARTRY_L	N2	ARTRY*
CPU_SHD0_L	E4	SHD0*
CPU_SHD1_L	H5	SHD1*
CPU_HIT_L	B2	HIT*

Signal	Pin	Function
BVSEL	B7	CPU_BUS_VSEL_
SYSCLK	A10	SYSCLK CPU_
CLK_OUT	H2	CPU_CLKOUT_SEN NO_TEST=TRUE
PLL_CFG0	B8	CPU_PLL_CFG<0>
PLL_CFG1	C8	CPU_PLL_CFG<1>
PLL_CFG2	C7	CPU_PLL_CFG<2>
PLL_CFG3	D7	CPU_PLL_CFG<3>
PLL_CFG4	A7	CPU_PLL_CFG<4>
DBG*	M2	CPU_DBG_L
DRDY*	R3	CPU_DRDY_L
DTI0	G1	CPU_DTI<0>
DTI1	K1	CPU_DTI<1>
DTI2	P1	CPU_DTI<2>
DTI3	N1	CPU_DTI<3>
TDI	B9	JTAG CPU TDI
TDO	A4	JTAG CPU TDO_TP
TMS	F1	JTAG CPU TMS
TCK	C6	JTAG CPU TCK
TRST*	A5	JTAG CPU TRST_L
LSSD_MODE*	E8	CPU_LSSD_MODE
L1_TSTCLK	G8	CPU_L1TSTCLK
L2_TSTCLK	B3	CPU_L2TSTCLK
TA*	K6	CPU_TA_L
TEA*	L1	CPU_TEA_L
TBEN	E1	CPU_TBEN
QREQ*	P4	CPU_QREQ_L
QACK*	G5	CPU_QACK_L
CKSTP_IN*	A3	CPU_CHKSTP_IN_L
CKSTP_OUT*	B1	CPU_CHKSTP_OUT_L
INT*	D4	MPIC_CPU_INT_L
SMI*	F9	CPU_SMI_L
MCP*	C9	CPU_MCP_L
SRESET*	A2	CPU_SRESET_L
HRESET*	D8	CPU_HRESET_L
PMON_IN*	D9	CPU_FMONIN_L
PMON_OUT*	A9	NC
BMODE0*	G9	CPU_EMODE0_L
BMODE1*	F8	CPU_EMODE1_L
EXT_QUAL	A11	CPU_PULLDOWN
CHKS*	A12	CPU_CHKS_L
SRW0*	B10	CPU_SRWX_L
SRW1*	E10	CPU_SRWX_L
IARTRY0*	B6	CPU_PULLUP
DX*	D10	CPU_PULLDOWN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
xxxSxxxx	1	RES, XXk ohm	(R1) R449		CPU_BTR
xxxSxxxx	1	RES, XXk ohm	(R2) R452		CPU_BTR

**MPC7447 MAXBUS**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-657001	01
SCALE	SHT	OF	
NONE	5	44	


BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE	NONE	SHT	6	OF	44
SIZE	D	DRAWING NUMBER	051-6570	REV.	01



# CPU PLL CONFIG CIRCUITRY

# CPU FREQUENCY CONFIGURATION


## APOLLO 7




MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4 E	0123 ABCD	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	07	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

# CPU CONFIGURATION

## MAXBUS VSEL



## BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU BUS VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

# CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
NONE	051-6570	01
SCALE	SHT	7 OF 44


# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D43 - SELPCISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

# MAXBUS PULL-UPS






SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

**U51 INTREPID-REV2.1**  
(2 OF 9)  
CRITICAL


MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRCAS_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRCAS_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRCAS_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRCAS_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L_TP
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L_TP
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_L_UF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_L_UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_L_UF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1_L_UF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			



1MB BOOT ROM



MEM\_VREF



**INT - DDR/BOOTROM**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND


16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	10 44




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

**SLOT "A"  
LOWER SLOT  
FACTORY SLOT**


**SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT**



**DDR BYPASS  
SLOT "A"**



**SLOT "B"**




**DDR SODIMM CONNS**

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	DRAWING NUMBER	REV.
	NONE	11	051-6570 01	01





AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS

AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE

NEC USB2 REQ REMAINS ON +3V\_MAIN  
BECAUSE THIS CHIP IS POWERED DURING SLEEP

NOTE: Designs using AGP slot should  
use 52-ohm a resistor here.

AGP\_FB\_CLK IS ROUTED THE SAME LENGTH AS CLK66M\_GPU\_AGP


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	SHT	REV.	
NONE	12	44	





**ENET\_TXD SERIES TERMINATION**



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR	N/A	N/A	J14 - PG 25	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 25	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 25	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

**INT - ENET/FW/UATA EIDE/I2C**


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: DRAWING NUMBER: REV. 01  
 D 051-6570 01

SCALE: NONE SHEET: 13 44


# USB PORT ASSIGNMENTS




## PORT A - PORT D/UNUSED



## PORT E/BLUETOOTH



## PORT F/MODEM



## INT - USB/GPIOS/I2S

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
19780004	19780035	ALTERNATE	Y2	Alt. for Siward Part


HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K	1/16W	5%		R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: D    DRAWING NUMBER: 051-6570    REV: 01

SCALE: NONE    SHEET: 14    OF: 44




# Intrepid Power


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	01
SCALE		SHT	OF
NONE		15	44


**INTREPID MAXBUS DECOUPLING**




**INTREPID CORE DECOUPLING**




**INTREPID AGP I/O DECOUPLING**




**INTREPID 3.3V DECOUPLING**



**INTREPID DDR DECOUPLING**



**INTREPID/MAIN 2.5V DECOUPLING**




**Intrepid Decoupling**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHEET	16 44





**USB 2.0**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	17 OF 44	01




PCI1510 PULL-UPS




MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR



Pin	Signal	Function
NC H10	CLK_48_RSVD/NC	CRITICAL CLAMP FOR PC-CARD
NC H10	VR_EN*	CLAMP FOR PCI
NC H10	VR_PORT	
NC H10	PCI1510_VR_EN_L D4	
NC H10	AD0	
NC H10	AD1	
NC H10	AD2	
NC H10	AD3	
NC H10	AD4	
NC H10	AD5	
NC H10	AD6	
NC H10	AD7	
NC H10	AD8	
NC H10	AD9	
NC H10	AD10	
NC H10	AD11	
NC H10	AD12	
NC H10	AD13	
NC H10	AD14	
NC H10	AD15	
NC H10	AD16	
NC H10	AD17	
NC H10	AD18	
NC H10	AD19	
NC H10	AD20	
NC H10	AD21	
NC H10	AD22	
NC H10	AD23	
NC H10	AD24	
NC H10	AD25	
NC H10	AD26	
NC H10	AD27	
NC H10	AD28	
NC H10	AD29	
NC H10	AD30	
NC H10	AD31	
NC H10	C/BE0*	
NC H10	C/BE1*	
NC H10	C/BE2*	
NC H10	C/BE3*	
NC H10	PAR	
NC H10	IRDY	
NC H10	SERR	
NC H10	IDSEL	
NC H10	PERR	
NC H10	FRAME	
NC H10	STOP	
NC H10	TRDY	
NC H10	DEVSEL	
NC H10	PRST	
NC H10	REQ	
NC H10	GNT	
NC H10	PCLK	
NC H10	SPKROUT	
NC H10	RI_OUT/PME	
NC H10	SUSPEND	
NC H10	MFUNC0	
NC H10	MFUNC1	
NC H10	MFUNC2	
NC H10	MFUNC3	
NC H10	MFUNC4	
NC H10	MFUNC5	
NC H10	MFUNC6	
NC H10	GRST	



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-657001	
	SCALE	SHT	18 44
	NONE		

# SIL1162 DVI-Compliant Transmitter







**Int.TMDS Termination**

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE  
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**CRITICAL U47**

**RAGE MOBILITY M11-CSP64 64MB BGA**  
(5 OF 6)

Table listing pin numbers and signals for the U47 chip. Includes signals like VSYNC, HSYNC, and various data lines.

**CRITICAL Q23**

**SI3446DV**  
TSOP

**GPU VCORE - 1.2V**

(PUT ALL CAPS BELOW ATT ASIC)

**GPU VCORE SUPPLY**


WHEN VCORE CNTL HIGH => 1.2V  
1.2V = 0.8V \* (1 + R329 / (R328//R330))  
WHEN VCORE CNTL LOW => 1.0V  
1.0V = 0.8V \* (1 + R329 / R330)

Place all TMDS 10 ohms close to GPU

**M10 CORE PWR/LVDS/TMDS**

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S1058	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	CPU_BS_ATI128

**M10 POWER**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6570	REV.: 01
	SCALE: NONE	SHEET: 21	TOTAL: 44

# EXTERNAL VIDEO (DVI) INTERFACE



D

D

C

C

B

B

A

A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

## VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE

SHEET: 22 OF 44

DRAWING NUMBER: 051-6570 01

REV: 01

8

7

6

5


4

3


2

1


### LMU/RIGHT SENSOR CONNECTOR




### LEFT LIGHT SENSOR CONNECTOR




### DEBUG HELPERS





### SLEEP LED



### TOP CONTACT ZIF KEYBOARD CONN



### TRACKPAD/PWR BTN CONN



### KEYBOARD PULLUPS

### KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	23 44




WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION  
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID




ANY SEQUENCING REQUIREMENT BETWEEN +5V\_HD\_SLEEP AND +3V\_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6570	01
SCALE	SHT	24 44







IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



# LEFT I/O & AUDIO BOARD (LIO)


# USB MODEM/SOFT MODEM RIGHT USB BOARD



## SERIAL DEBUG INTERFACE

## FAN INTERFACE

### FAN CONTROLLER



### CPU FAN

### GPU FAN

### FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	25 44

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



$$V_{OUT} = 0.8V * (1 + R2EQV / R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACE ALL SERIES RES CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

**CRITICAL**  
**U43**  
**88E1111**  
 BCC

### MARVELL 88E1111

### 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK1000	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK10000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50_OH
VSS	000				

APPLE COMPUTER INC.

DRAWING NUMBER: 051-6570 01

SCALE: NONE

SHEET: 26 OF 44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	ALTERNATE	G2	Alt. for Sward Part

**FIREWIRE PHY**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	D	DRAWING NUMBER	051-6570 01	REV.	
	NONE	SHT		27 44		


# PORT POWER SWITCH



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376Sxxxx	376S0258	ALTERNATE	Q34	Alt. for NDS9407

ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)  
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394A V1.33




## FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	01
SCALE		SHT	OF
NONE		28	44





**UNDERVOLTAGE RESET CIRCUIT**

**PMU KEYBOARD RESET CIRCUIT**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041	ALTERNATE	Y4	Alt. for Siward Part

**PMU**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SITE: D 051-6570 01

SCALE: NONE SHEET: 29 44

### DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

### DC INRUSH LIMITER

### BACKFEED PROTECTION

### +PBUS CURRENT LIMIT

### BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.1V DETECT

PLACE U24 NEXT TO R382

PLACE R383 CLOSE TO LTC1625  
ROUTE LTC1625\_I TH CAREFULLY

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF  
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON  
RC TIME IS 480K\*10UF @ +3V\_PMU

$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{REFIN} / V_{VCTL}))$$

$$I_{CHG} = (0.2048 / R_{62}) * (V_{REFIN} / V_{ICTL})$$

For 4.15V cells, VCTL = 0.123 REFIN  
For 4.20V cells, VCTL = 0.245 REFIN


**BATTERY CHARGER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	SHEET	30 44	
NONE			



# 12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

# PMU SUPPLY


## BACKUP BATTERY

## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 01	01
SCALE		SHT	
NONE		31 44	

# 3.3V/5V MAIN SUPPLY



## 3.3V/5V REGULATOR

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 01	01
		SHEET	
		32	44



**VCORE POWER SEQUENCING**

CPU core follows CPU I/O voltage (approx. 7ms delay)




MAX1717 VID INPUTS ARE 3.3-5V TOLERANT

1.175V->1.025V

1.350V->1.075V 1.25Ghz  
1.225V->1.050V 1.0Ghz (value without offset)



NOTE: When U15 MUX is removed => NO SW Support, R794,R795,R796,R797 have to be stuffed



SEL = 0; Y1=A1  
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,C51,C52,C77,C78,C91,C92,C111	C51,C52,C77,C78,C91,C92,C111	CRITICAL	



Note: No stuff R67 to set skip mode of Vcore

GROUND SENSE VOLTAGE DIVIDER  
This allows for an offset to the ground sense to adjust the output voltage.  
 $VREF = 2.0V$ , HENCE  $VOFFSET = 2.0V * (Rb / Ra)$  AND  $V_{CORE} = V_{DAC} + V_{OFFSET}$ .  
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)  
1.25Ghz 1.360V->1.080V  
1.0Ghz 1.235V->1.060V

**OUTPUT VOLTAGE**


$V_{DAC}$	D4=D3=D2=D1=D0	D3	D2	D1	D0
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

**FOR V-STEP:**

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
When A/B\_ is low (slow): <=1K-ohm -> 0  
>=100K-ohm -> 1  
If all pull-ups are >=100K and all pull-downs are <=1K, AV = B V

**Fmax Test Connections**




**VCORE SUPPLY**


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-657001 REV. 01  
SCALE: NONE SHEET: 33 OF 44

# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER




## 1.5V/1.8V/2.5V SUPPLIES

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	34 44



DIGITAL SIGNALS

C

B

A

D

C

B

A

### CLOCK LINE CONSTRAINTS

GROUP	SIG_NAME	PROPAGATION_DELAY	MATCHED_DELAY	MAX VIAS	MAX EXPOSED LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE_PARAM
INTREPID CLOCKS	SYSClk_CPU_UP	L:S:150 MIL					10 MIL SPACING	167.0 MHz
	SYSClk_CPU	L:S:2650 MIL:2750 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz
	INT_CPUFB_OUT	L:S:150 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT_CPUFB_OUT_SHORT	L:S:700 MIL:850 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT_CPUFB_OUT_NORM	L:S:1500 MIL:1600 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT_CPUFB_IN_NORM	L:S:1500 MIL:1600 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT_CPUFB_LONG	L:S:1050 MIL:1150 MIL		5	250.0000		10 MIL SPACING	167.0 MHz
	INT_CPUFB_IN	L:S:700 MIL:800 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_A0_UP	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_A0_UP:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_A0_L	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_A0_L:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_A1_UP	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_A1_UP:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_A1_L	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_A1_L:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_B0_UP	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_B0_UP:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
	SYSClk_DDRCLK_B0_L	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_B0_L:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz
SYSClk_DDRCLK_B1_UP	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_B1_UP:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_B1_L	L:S:300 MIL:350 MIL	SYSClk_DDRCLK_B1_L:G:L:S:0 MTR:25 MIL			(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_A0	L:S:2900 MIL:3000 MIL	SYSClk_DDRCLK_A0:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_A0_L	L:S:2900 MIL:3000 MIL	SYSClk_DDRCLK_A0_L:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_A1	L:S:2900 MIL:3000 MIL	SYSClk_DDRCLK_A1:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_A1_L	L:S:2900 MIL:3000 MIL	SYSClk_DDRCLK_A1_L:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_B0	L:S:3100 MIL:3200 MIL	SYSClk_DDRCLK_B0:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_B0_L	L:S:3100 MIL:3200 MIL	SYSClk_DDRCLK_B0_L:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_B1	L:S:3100 MIL:3200 MIL	SYSClk_DDRCLK_B1:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
SYSClk_DDRCLK_B1_L	L:S:3100 MIL:3200 MIL	SYSClk_DDRCLK_B1_L:G:L:S:0 MTR:25 MIL		250.0000	(200)	10 MIL SPACING	167.0 MHz	
INT_REF_CLK_OUT_UP	L:S:1400 MIL				(200)	10 MIL SPACING	49.92 MHz	
INT_REF_CLK_OUT	L:S:1000 MIL:1150 MIL		5	250.0000	(200)	10 MIL SPACING	49.92 MHz	
INT_REF_CLK_IN	L:S:1900 MIL:2000 MIL		5	250.0000	(200)	10 MIL SPACING	167.0 MHz	
CLK66M_GPU_AGP_UP	L:S:150 MIL				(200)	10 MIL SPACING	66.00 MHz	
CLK66M_GPU_AGP	L:S:1800 MIL:1900 MIL		6	400.0000	(200)	10 MIL SPACING	66.00 MHz	
INT_AGP_FB_OUT	L:S:150 MIL				(200)	10 MIL SPACING	66.00 MHz	
INT_AGP_FB_IN	L:S:1450 MIL:1550 MIL		6	500.0000	(200)	10 MIL SPACING	66.00 MHz	
CLK33M_CBUS_UP	L:S:1250 MIL				(200)	10 MIL SPACING	33.00 MHz	
CLK33M_CBUS	L:S:5000 MIL:6000 MIL		9	500.0000	(200)	10 MIL SPACING	33.00 MHz	
CLK33M_AIRPORT_UP	L:S:1250 MIL				(200)	10 MIL SPACING	33.00 MHz	
CLK33M_AIRPORT	L:S:9500 MIL:10500 MIL		6	500.0000	(200)	10 MIL SPACING	33.00 MHz	
CLK33M_NEC_UP	L:S:1250 MIL				(200)	10 MIL SPACING	33.00 MHz	
CLK33M_NEC	L:S:4000 MIL:6000 MIL		7	500.0000	(200)	10 MIL SPACING	33.00 MHz	
INT_PCI_FB_OUT	L:S:1300 MIL				(200)	10 MIL SPACING	33.00 MHz	
INT_PCI_FB_IN	L:S:6500 MIL:7500 MIL		7	500.0000	(200)	10 MIL SPACING	33.00 MHz	
M10 & OSC	ATT_CLK27M_OSC	L:S:1400 MIL		5		(200)	10 MIL SPACING	
	ATT_CLK27M_OSC_SS	L:S:1400 MIL		5		(200)	10 MIL SPACING	
	ATT_CLK27M_IN	L:S:1200 MIL		5		(200)	10 MIL SPACING	
	ATT_SSCLK_UP	L:S:1200 MIL		5		(200)	10 MIL SPACING	
	ATT_SSCLK_IN	L:S:1800 MIL		5	500.0000	(200)	10 MIL SPACING	
CRYSTALS	CLK18M_INT_XIN	L:S:1400 MIL:1500 MIL					10 MIL SPACING	
	CLK18M_INT_XOUT	L:S:1250 MIL:1350 MIL					10 MIL SPACING	
	CLK18M_XTAL_IN	L:S:300 MIL					10 MIL SPACING	
	CLK18M_INT_EXT	L:S:1400 MIL					10 MIL SPACING	
SOUND	INT_I250_SND_MCLK			6	500.0000	(200)	10 MIL SPACING	
ETHERNET	CLKENET_PHY_RX	L:S:1300 MIL				(200)		125.0 MHz
	CLKENET_LINK_RX	L:S:8000 MIL:9000 MIL		6	800.0000	(200)	10 MIL SPACING	125.0 MHz
	CLKENET_PHY_GBE_REF	L:S:1300 MIL				(200)		125.0 MHz
	CLKENET_LINK_GBE_REF	L:S:8000 MIL:9000 MIL		6	500.0000	(200)	10 MIL SPACING	125.0 MHz
	CLKENET_PHY_TX	L:S:1300 MIL				(200)		25.00 MHz
	CLKENET_LINK_TX	L:S:8000 MIL:9000 MIL		6	500.0000	(200)	10 MIL SPACING	25.00 MHz
FIREWIRE	CLKENET_LINK_GTX	L:S:1300 MIL				(200)		125.0 MHz
	CLKENET_PHY_GTX	L:S:8000 MIL:9000 MIL		6	600.0000	(200)	10 MIL SPACING	125.0 MHz
	CLKFW_PHY_PCLK	L:S:1300 MIL				(200)		49.15 MHz
	CLKFW_LINK_PCLK	L:S:7500 MIL:8000 MIL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz
	CLKFW_PHY_LCLK	L:S:7500 MIL:8000 MIL		5	500.0000	(200)	10 MIL SPACING	49.15 MHz
	CLKFW_LINK_LCLK	L:S:1300 MIL				(200)		49.15 MHz
FW_XI	L:S:1500 MIL				(200)	10 MIL SPACING	98.03 MHz	
FW_OSC	L:S:1300 MIL				(200)	10 MIL SPACING	98.03 MHz	

PRIORITY: 2  
 PRIMARY LAYERS: 4,7  
 SECONDARY LAYERS: 2,9  
 GOAL: MINIMIZE EXPOSED ROUTES  
 MINIMIZE VIAS

PRIORITY: 1  
 PRIMARY LAYERS: 4,7  
 SECONDARY LAYERS: 2,9  
 GOAL: MINIMIZE EXPOSURE ON LONG NETS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6570 01	
	SHEET	
	35	44



DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_AACK_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_BG_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_BR_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_CI_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			
	CPU_DBG_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500:MIL:3200	MI7		(250)			
	CPU_GBL_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_HIT_L	L:S:1500:MIL:2800	MI7		(250)			
	CPU_QACK_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_QREQ_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_TA_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_TBST_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_TEA_L	L:S:1500:MIL:3000	MI7		(250)			
	CPU_TS_L	L:S:1500:MIL:2700	MI7		(250)			
	CPU_TSI<0..2>	L:S:1500:3500	7		(250)			
	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
	CPU_WT_L	L:S:1500:MIL:3100	MI7		(250)			

PRIORITY: 4  
PRIMARY LAYERS: 9  
SECONDARY LAYERS: 4,7  
GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

### Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU	GPU_TMDS_CLKN	GPU_CLKTMDS	GPURTMS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
GPU	GPU_TMDS_CLKP	GPU_CLKTMDS	GPURTMS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DN<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DP<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DN<1>	GPU_TMDS_D1		500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DP<1>	GPU_TMDS_D1		500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DN<2>	GPU_TMDS_D2		500.0000	100 OHM SPACING			
GPU	GPU_TMDS_DP<2>	GPU_TMDS_D2		500.0000	100 OHM SPACING			
SI	SI_TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING			
SI	SI_TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MIL:50 MIL		100 OHM SPACING			
SI	SI_TMDS_DN<0>	SI_TMDS_D0			100 OHM SPACING			
SI	SI_TMDS_DP<0>	SI_TMDS_D0			100 OHM SPACING			
SI	SI_TMDS_DN<1>	SI_TMDS_D1			100 OHM SPACING			
SI	SI_TMDS_DP<1>	SI_TMDS_D1			100 OHM SPACING			
SI	SI_TMDS_DN<2>	SI_TMDS_D2			100 OHM SPACING			
SI	SI_TMDS_DP<2>	SI_TMDS_D2			100 OHM SPACING			

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI	ATI_DVOD<11..0>	ATIDVOD:G:L:S:0 MIL:50 MIL	6		610			
ATI	ATI_DVOD_DE	ATIDVOD:G:L:S:0 MIL:50 MIL	6		610.0000			
ATI	ATI_DVO_HSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6		610.0000			
ATI	ATI_DVO_VSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6		610.0000			
ATI	ATI_DVO_CLKP	ATIDVOD:G:L:S:0 MIL:50 MIL	6		610.0000			165.0 MHz:::
GPU	GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MIL:50 MIL	6		700			
GPU	GPU_DVOD_DE	GPUDVOD:G:L:S:0 MIL:50 MIL	6		500.0000			
GPU	GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6		500.0000			
GPU	GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6		500.0000			
GPU	GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MIL:50 MIL	6		500.0000			165.0 MHz:::
TMDS	TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DN<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DP<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DN<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DP<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DN<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING			
TMDS	TMDS_CONN_DP<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING			

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 01	36 44



Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG\_NAME, PROPAGATION\_DELAY, MAX\_VIA, MAX\_EXPOSED\_LENGTH, SUB\_LENGTH, NET\_SPACING\_TYPE, NO\_TEST, PULSE\_PARAMS. Rows include AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MI, and FIREWIRE MI.

Table with columns: GROUP, SIG\_NAME, DIFFERENTIAL PAIR, RELATIVE PROPAGATION DELAY, MAX\_EXPOSED\_LENGTH, NET\_SPACING\_TYPE, MAX VIAS. Rows include FIREWIRE, ETHERNET, LVDS, TMDS, USB, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.6MIL (TRACE WIDTH)
S = 7MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., D 051-6570 01, SCALE NONE, SHEET 37 OF 44

POWER NET CONSTRAINTS

Table with columns: GROUP, SIG\_NAME, VOLTAGE, MIN\_LINE\_WIDTH, MIN\_NECK\_WIDTH. Rows include MAIN/SLEEP, ADAPTER, BATTERY CHARGER, PMU, MISC HD, TRACKPAD, HALL EFFECT, VIDEO, AUDIO, FAN.




Table with columns: GROUP, SIG\_NAME, VOLTAGE, MIN\_LINE\_WIDTH, MIN\_NECK\_WIDTH. Rows include CPU, DDR RAM, INTREPID, PLLS, REFERENCE, AIRPORT, CARDBUS, ATI M10, ETHERNET, 88E1111, NEC USB2.0, FW.

Table with columns: GROUP, SIG\_NAME, VOLTAGE, MIN\_LINE\_WIDTH, MIN\_NECK\_WIDTH. Rows include LTC1625 14V SWITCHER, LTC3707 5V SWITCHER, MAX1715 2.5V SWITCHER, MAX1717 1.65V SWITCHER, LTC1778 CONTROL, LTC3411, LTC1962 INT PLLS.

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER D 051-6570 01, SCALE NONE, SHEET 38 44, REV. 01



# FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.  
 FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC\_QTY IS FOR REFERENCE AND  
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.  
 FUNC\_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG ASIC TMS	TRUE		13 26
	JTAG ASIC TDI	TRUE		13
	JTAG ASIC TDO_TP	TRUE		26
	JTAG ASIC TCK	TRUE		13 26
	JTAG ASIC TRST_L	TRUE		13 26
	CPU_CHKSTP_OUT_L	TRUE		5
	CPU_SRESET_L	TRUE		5
	CPU_HRESET_L	TRUE		5 4 7
	JTAG_CPU_TMS	TRUE		5 4
	JTAG_CPU_TDI	TRUE		5 4
	JTAG_CPU_TDO_TP	TRUE		5
	JTAG_CPU_TCK	TRUE		5 4
	JTAG_CPU_TRST_L	TRUE		5 4
	INT_JTAG_TDI	TRUE		13
	INT_TST_MONIN_PD	TRUE		13
	INT_TST_MONOUT_TP	TRUE		13
	INT_TST_PLEN_PD	TRUE		13
	INT_I2C_CLK0	TRUE		6 11 13 23
	INT_I2C_DATA0	TRUE		6 11 13 23
	INT_I2C_CLK1	TRUE		13 14 25
INT_I2C_DATA1	TRUE		13 14 25	
PWR/GND	+PBUS	TRUE		38
	+24V_PBUS	TRUE		38
	GPU_VCORE	TRUE		19 20 38
	1778_VFB	TRUE		20 38
	CPU_VCORE_SLEEP	TRUE		5 4 33 38
	VCORE_FB	TRUE		33 38
	+1_8V_MAIN	TRUE		38
	+2_5V_MAIN	TRUE		38
	+5V_MAIN	TRUE	2	38 39
	+5V_SLEEP	TRUE	2	38 39
	+3V_MAIN	TRUE	4	23 38
	+3V_PMU	TRUE		38
CARDBUS DVI	CBUS_DET_1_L	TRUE		2000 18
	CBUS_DET_2_L	TRUE		2000 18
	TMDS_DH<0..2>	TRUE		1000 19 22 37
	TMDS_DP<0..2>	TRUE		1000 19 22 37
	TMDS_CONN_CLKN	TRUE		1000 22 36
	TMDS_CONN_CLKP	TRUE		1000 22 36
	VGA_R	TRUE		1000 22
	VGA_G	TRUE		1000 22
	VGA_B	TRUE		1000 22
	VGA_HSYNC	TRUE		1000 22
	VGA_VSYNC	TRUE		1000 22
	DVI_DDC_CLK_UF	TRUE		1000 22
	DVI_DDC_DATA_UF	TRUE		1000 22
	DVI_HPD_UF	TRUE		1000 22
	+5V_DDC_SLEEP	TRUE		2000 22 38
LVDS	LVDS_L0N	TRUE		1000 20 22 37
	LVDS_L0P	TRUE		1000 20 22 37
	LVDS_L1N	TRUE		1000 20 22 37
	LVDS_L1P	TRUE		1000 20 22 37
	LVDS_L2N	TRUE		1000 20 22 37
	LVDS_L2P	TRUE		1000 20 22 37
	CLKLVDS_LN	TRUE		1000 20 22 37
	CLKLVDS_LP	TRUE		1000 20 22 37
	LVDS_DDC_CLK	TRUE		1000 20 22
	LVDS_DDC_DATA	TRUE		1000 20 22
	+3V_LCD	TRUE	2	2000 22 38
	+3V_SLEEP	TRUE	2	2000 38 39
INVERTER	+14V_INV	TRUE		2000 22 38
	+5V_INV_SW	TRUE		2000 22 38
	BRIGHT_PWM	TRUE		2000 22
	INV_GND	TRUE		2000 22
S-VIDEO	TV_C	TRUE		1000 2000
	TV_Y	TRUE		2000 22
	TV_COMP	TRUE		2000 22
	TV_GND1	TRUE		2000 22 38
	TV_GND2	TRUE		2000 22 38
	INT_I2S0_SND_TO_DAC	TRUE		1000 14 25
	INT_I2S0_SND_LRCLK	TRUE		1000 14 25
	INT_I2S0_SND_MCLK	TRUE		1000 14 25 35
	INT_I2S0_SND_SCLK	TRUE		1000 14 25
	INT_I2S0_SND_FROM_ADC	TRUE		1000 14 25
LIO	SND_HP_MUTE_L	TRUE		1000 14 25
	SND_HP_MUTE_R	TRUE		1000 14 25
	SND_HW_RESET_L	TRUE		1000 14 25
	SND_HP_SENSE_L	TRUE		1000 14 25
	SND_LIN_SENSE_L	TRUE		1000 14 25
	INT_I2C_CLK2	TRUE		1000 14 25
	INT_I2C_DATA2	TRUE		1000 14 25
	ADAPTER_DET	TRUE		1000 25 29
	CHARGE_LED_L	TRUE		1000 25 29
	NEC_LUSB_OCI_UF	TRUE		1000 17 25
	NEC_LUSB_PPON	TRUE		1000 17 25
	+5V_MAIN	TRUE	2	2000 38 39
	+5V_SLEEP	TRUE	2	2000 38 39
	+3V_SLEEP	TRUE		2000 38 39

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	NEC_USB_DAM	TRUE		17 25 37	
	NEC_USB_DAP	TRUE		17 25 37	
	NEC_USB_DBM	TRUE		17 25 37	
	NEC_USB_DBP	TRUE		17 25 37	
	BT_USB_DM	TRUE		14 25 37	
	BT_USB_DP	TRUE		14 25 37	
	MODEM_USB_DM	TRUE		14 25 37	
	MODEM_USB_DP	TRUE		14 25 37	
	NEC_RUSB_PPON	TRUE		17 25	
	NEC_RUSB_OCI_UF	TRUE		17 25	
	PCI_AD<0..31>	TRUE		1000 9 12 17 18 24 37	
	PCI_FRAME_L	TRUE		1000 12 17 18 24 37	
	PCI_TRDY_L	TRUE		1000 12 17 18 24 37	
	PCI_IRDY_L	TRUE		1000 12 17 18 24 37	
	PCI_DEVSEL_L	TRUE		1000 12 17 18 24 37	
RT. USB WIRELESS	PCI_STOP_L	TRUE		1000 12 17 18 24 37	
	PCI_PAR	TRUE		1000 12 17 18 24 37	
	AIRPORT_PCI_REQ_L	TRUE		1000 12 24	
	AIRPORT_PCI_GNT_L	TRUE		1000 12 24	
	AIRPORT_PCI_INT_L	TRUE		1000 14 24	
	MAIN_RESET_L	TRUE		1000 14 17 18 19 24 29	
	CLK33M_AIRPORT	TRUE		1000 12 24 35	
	PMU_PME_L	TRUE		1000 14 17 24 29	
	ROM_ONBOARD_CS_L	TRUE		1000 9 24	
	ROM_OE_L	TRUE		1000 9 12 24	
	ROM_CS_L	TRUE		1000 9 12 24	
	ROM_RW_L	TRUE		1000 9 12 24	
	RF_DISABLE_L	TRUE		1000 24	
	AIRPORT_CLKRUN_L	TRUE		1000 24	
	+3V_AIRPORT	TRUE	4	2000 38	
OPTICAL	EIDE_OPTICAL_DATA<0..15>	TRUE		2000 24 37	
	EIDE_OPTICAL_DMA_RQ	TRUE		2000 24 37	
	EIDE_OPTICAL_READ_L	TRUE		2000 24 37	
	EIDE_OPTICAL_DMAACK_L	TRUE		2000 24 37	
	EIDE_OPTICAL_ADDR<0..2>	TRUE		2000 24 37	
	EIDE_OPTICAL_CS0_L	TRUE		2000 24 37	
	EIDE_OPTICAL_CS1_L	TRUE		2000 24 37	
	EIDE_OPTICAL_RST_L	TRUE		2000 24 37	
	EIDE_OPTICAL_WR_L	TRUE		2000 24 37	
	EIDE_OPTICAL_IOCHRDY	TRUE		2000 24 37	
	EIDE_OPTICAL_INT	TRUE		2000 24 37	
	TRACKPAD	+5V_TPAD_SLEEP	TRUE		3000 23 38
		TPAD_F_TXD	TRUE		3000 23
		TPAD_F_RXD	TRUE		3000 23
		LID_CLOSED_L	TRUE		3000 23
+3V_HALL_EFFECT		TRUE		3000 23 38	
MODEM/ SERIAL	SOFT_PWR_ON_L	TRUE		3000 23 29 33	
	COMM_RESET_L	TRUE		4000 14 25	
	COMM_SHUTDOWN	TRUE		4000 14 25	
	COMM_RING_DET_L	TRUE		4000 14 25 29	
	COMM_TXD_L	TRUE		4000 14 25	
	COMM_TRXC	TRUE		4000 14 25	
	COMM_GPIO_L	TRUE		4000 14 25	
	COMM_DTR_L	TRUE		4000 14 25	
	COMM_RTS_L	TRUE		4000 14 25	
	COMM_RXD	TRUE		4000 14 25	
KEYBOARD	KBD_ID	TRUE		3000 23 29	
	KBD_INTL	TRUE		3000 23	
	KBD_JIS	TRUE		3000 23	
	KBD_CAPSLOCK_LED	TRUE		3000 23	
	KBD_NUMLOCK_LED	TRUE		3000 23	
	KBD_FUNCTION_L	TRUE		3000 23 29	
	KBD_COMMAND_L	TRUE		3000 23 29	
	KBD_OPTION_L	TRUE		3000 23 29	
	KBD_CONTROL_L	TRUE		3000 23 29	
	KBD_SHIFT_L	TRUE		3000 23 29	
BATTERY	KBD_X<0..9>	TRUE		3000 23 29	
	KBD_Y<0..7>	TRUE		3000 23 29	
	+BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000 30 38	
	BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000 30 38	
	BATT_CLK	TRUE		1000 30	
FANS	BATT_DATA	TRUE		1000 30	
	PMU_BATT_DET_L	TRUE		1000 29 30	
	+FAN_PWR	TRUE		3000 25 38	
	FAN1_TACH	TRUE		3000 25	
	FAN2_TACH	TRUE		3000 25	
ETHERNET	FAN1_GND	TRUE		3000 38	
	FAN2_GND	TRUE		3000 38	
	MDI_P<0..3>	TRUE		1000 26 37	
	MDI_M<0..3>	TRUE		1000 26 37	
	FIREWIRE	FW_TP00P	TRUE		1000 27 28 37
FW_TP00N		TRUE		1000 27 28 37	
FW_TP00R		TRUE		1000 28	
FW_TP10P		TRUE		1000 27 28 37	
FW_TP10N		TRUE		1000 27 28 37	
+FW_VP0		TRUE		1000 28 38	
FW_VGND		TRUE		1000 39	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000 28 37
	FW_TP01N	TRUE		1000 28 37
	FW_TP11P	TRUE		1000 28 37
	FW_TP11N	TRUE		1000 28 37
	+FW_VP1	TRUE		1000 28 38
FW_VGND	TRUE		1000 39	
DC PWR IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000 30 31 38
LMU/ALS	ST7_SLEEP_LED_H	TRUE		23
	PMU_SLEEP_LED	TRUE		23
	PMU_LID_CLOSED_L	TRUE		23 29
	LMU_DETECT	TRUE		23
MISC.			6 (100 MIL PROBE PREFERRED)	1000
	SLEEP_LED	TRUE		23
	PMU_KB_RESET_L	TRUE		29
	SLEEP	TRUE		23 25 29 32 34
	PMU_CPU_HRESET_L	TRUE		6 29
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		29 33

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6570 01  
 SCALE: NONE SHEET: 39 OF 44

8

7

6

5

4

3

2

1

# REVISION HISTORY

## Proto Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol  
2. Connect OVDDSENSE to MAXBUS SLEEP  
3. Modify SW0, SRW1 and IARTRX0 connection  
4. Connect VDD1 page 6 to CPU VCORE SLEEP (PAGE 5)  
5. Connect SENSEVDD to CPU VCORE SLEEP  
6. Connect SENSEGND to GND  
7. Add 4 pcs 0 ohm resistor for AMD BootRom issue  
8. Connect TEMP ANODE and TEMP CATHODE to ADT7460  
9. Modify CPU PLL config  
10. Add 0 ohm resistor on CG\_FSEL Interpid side  
11. Replace U47 symbol
- 12/01/03 - 1. Modify CPU\_VCORE setting.
- 12/02/03 - 1. Modify CPU\_BTR CPU\_VCORE VID setting
- 12/05/03 - 1. Add CPU AVDD LDO (Page 5)  
2. Change Q45 and Q41 to IRF7805 (376S0035)  
3. Change Q47 and Q42 to IRF7811W (376S0104)  
4. Change R402 and R409 to 4.7ohm resistors  
5. Connect INT\_TDO from intrepid to Cypress chip pd\*

D

D

C

C

B

B

A

A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	
	NONE	40 44	01

8

7

6

5

4


3

2

1



Table with 8 columns (labeled 1-8) and multiple rows of text containing technical data, likely a cross-reference table for a design. The text includes various identifiers and numerical values.



**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER		REV.
	D	?	?
SCALE		SHEET	OF
NONE		2	?





	8	7	6	5	4	3	2	1		
D	R411 RES 32 R412 RES 27 R413 RES 27 R414 RES 27 R415 RES 27 R416 RES 27 R417 RES 27 R418 RES 27 R419 RES 27 R420 RES 26 R421 RES 26 R422 RES 26 R423 RES 26 R424 RES 26 R425 RES 26 R426 RES 26 R427 RES 26 R428 RES 26 R429 RES 26 R430 RES 26 R431 RES 26 R432 RES 26 R433 RES 26 R434 RES 26 R435 RES 26 R436 RES 26 R437 RES 26 R438 RES 26 R439 RES 26 R440 RES 26 R441 RES 26 R442 RES 26 R443 RES 27 R444 RES 27 R445 RES 26 R446 RES 28 R447 RES 28 R448 RES 28 R449 RES 5 R450 RES 14 R451 RES 28 R452 RES 5 R453 RES 5 R454 RES 25 R455 RES 5 R456 RES 22 R457 RES 14 R458 RES 22 R459 RES 22 R460 RES 22 R461 RES 28 R462 RES 22 R463 RES 22 R464 RES 28 R465 RES 28 R466 RES 28 R467 RES 14 R468 RES 22 R469 RES 22 R470 RES 22 R471 RES 28 R472 RES 22 R473 RES 22 R474 RES 22 R475 RES 22 R476 RES 22 R477 RES 33 R478 RES 8 R479 RES 22 R480 RES 22 R481 RES 22 R482 RES 22 R483 RES 22 R484 RES 22 R485 RES 22 R486 RES 27 R487 RES 27 R488 RES 27 R489 RES 25 R490 RES 33 R491 RES 27 R492 RES 33 R493 RES 31 R494 RES 27 R495 RES 27 R496 RES 27 R497 RES 27 R498 RES 27 R499 RES 27 R500 RES 27 R501 RES 33 R502 RES 33 R503 RES 26 R504 RES 26 R505 RES 33 R506 RES 26 R507 RES 26 R508 RES 27 R509 RES 32 R510 RES 32 R511 RES 27 R512 RES 27 R513 RES 26 R514 RES 27 R515 RES 27 R516 RES 27 R517 RES 27 R518 RES 25 R519 RES 32 R520 RES 32 R521 RES 32 R522 RES 32 R523 RES 32 R524 RES 32 R525 RES 34 R526 RES 34 R527 RES 34 R528 RES 34 R529 RES 34 R530 RES 25 R531 RES 34 R532 RES 34 R533 RES 32 R534 RES 32 R535 RES 34 R536 RES 34 R537 RES 32 R538 RES 32 R539 RES 32 R540 RES 24 R541 RES 24 R542 RES 24 R543 RES 22 R544 RES 22 R545 RES 24 R546 RES 24 R547 RES 25 R548 RES 32 R549 RES 20 R550 RES 32 R551 RES 32 R552 RES 12 R553 RES 12 R554 RES 34 R555 RES 20 R556 RES 20 R557 RES 34 R558 RES 20 R559 RES 20 R560 RES 29 R561 RES 29 R562 RES 29 R563 RES 29 R564 RES 29 R565 RES 14 R566 RES 14 R567 RES 14 R568 RES 14 R569 RES 23 R570 RES 24 R571 RES 34 R572 RES 34 R573 RES 24 R574 RES 14 R575 RES 19 R576 RES 19 R577 RES 23 R578 RES 24 R579 RES 24	R580 RES 29 R581 RES 29 R582 RES 29 R583 RES 29 R584 RES 29 R585 RES 29 R586 RES 29 R587 RES 29 R588 RES 29 R589 RES 29 R590 RES 29 R591 RES 29 R592 RES 29 R593 RES 29 R594 RES 29 R595 RES 29 R596 RES 29 R597 RES 29 R598 RES 29 R599 RES 29 R600 RES 29 R601 RES 29 R602 RES 23 R603 RES 23 R604 RES 31 R605 RES 31 R606 RES 17 R607 RES 17 R608 RES 17 R609 RES 17 R610 RES 17 R611 RES 23 R612 RES 17 R613 RES 17 R614 RES 17 R615 RES 17 R616 RES 23 R617 RES 17 R618 RES 8 R619 RES 8 R620 RES 8 R621 RES 8 R622 RES 8 R623 RES 8 R624 RES 8 R625 RES 8 R626 RES 8 R627 RES 8 R628 RES 8 R629 RES 8 R629 RES 19 R630 RES 19 R631 RES 33 R632 RES 17 R633 RES 25 R634 RES 33 R635 RES 23 R636 RES 17 R637 RES 6 R638 RES 8 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8 R646 RES 8 R647 RES 33 R648 RES 8 R649 RES 8 R650 RES 8 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 8 R656 RES 8 R657 RES 8 R658 RES 8 R659 RES 25 R660 RES 33 R661 RES 27 R662 RES 33 R663 RES 31 R664 RES 27 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 8 R671 RES 33 R672 RES 33 R673 RES 26 R674 RES 9 R675 RES 33 R676 RES 26 R677 RES 8 R678 RES 8 R679 RES 8 R680 RES 8 R681 RES 8 R682 RES 8 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 25 R687 RES 25 R688 RES 25 R689 RES 25 R690 RES 31 R691 RES 9 R692 RES 6 R693 RES 32 R694 RES 8 R695 RES 8 R696 RES 8 R697 RES 8 R698 RES 8 R699 RES 8 R700 RES 25 R701 RES 25 R702 RES 25 R703 RES 25 R704 RES 25 R705 RES 25 R706 RES 33 R707 RES 6 R708 RES 33 R709 RES 6 R710 RES 30 R711 RES 30 R712 RES 6 R713 RES 30 R714 RES 18 R715 RES 30 R716 RES 30 R717 RES 30 R718 RES 18 R719 RES 20 R720 RES 30 R721 RES 18 R722 RES 18 R723 RES 18 R724 RES 18 R725 RES 20 R726 RES 18 R727 RES 30 R728 RES 30 R729 RES 30 R730 RES 30 R731 RES 29 R732 RES 30 R733 RES 30 R734 RES 29 R735 RES 30 R736 RES 30 R737 RES 24 R738 RES 30 R739 RES 24 R740 RES 24 R741 RES 30 R742 RES 30 R743 RES 33 R744 RES 30 R745 RES 30 R746 RES 14 R747 RES 24 R748 RES 5 R749 RES 25	R750 RES 22 R751 RES 25 R752 RES 25 R753 RES 25 R754 RES 23 R755 RES 33 R756 RES 20 R757 RES 20 R758 RES 20 R759 RES 20 R760 RES 20 R761 RES 20 R762 RES 20 R763 RES 20 R764 RES 20 R765 RES 20 R766 RES 20 R767 RES 20 R768 RES 25 R769 RES 25 R770 RES 25 R771 RES 25 R772 RES 25 R773 RES 25 R774 RES 25 R775 RES 28 R776 RES 20 R777 RES 21 R778 RES 21 R779 RES 21 R780 RES 23 R781 RES 33 R782 RES 33 R783 RES 33 R784 RES 33 R785 RES 33 R786 RES 17 R787 RES 25 R788 RES 25 R789 RES 19 R790 RES 19 R791 RES 19 R792 RES 19 R793 RES 19 R794 RES 19 R795 RES 19 R796 RES 19 R797 RES 19 R798 RES 19 R799 RES 19 R800 RES 25 R801 RES 25 R802 RES 25 R803 RES 25 R804 RES 25 R805 RES 25 R806 RES 25 R807 RES 25 R808 RES 25 R809 RES 25 R810 RES 19 R811 RES 19 R812 RES 19 R813 RES 19 R814 RES 19 R815 RES 19 R816 RES 19 R817 RES 19 R818 RES 19 R819 RES 19 R820 RES 19 R821 RES 19 R822 RES 19 R823 RES 19 R824 RES 19 R825 RES 19 R826 RES 19 R827 RES 19 R828 RES 19 R829 RES 19 R830 RES 19 R831 RES 19 R832 RES 19 R833 RES 19 R834 RES 19 R835 RES 19 R836 RES 19 R837 RES 19 R838 RES 19 R839 RES 19 R840 RES 20 R841 RES 21 R842 RES 21 R843 RES 21 R844 RES 21 R845 RES 21 R846 RES 21 R847 RES 21 R848 RES 21 R849 RES 21 R850 RES 21 R851 RES 21 R852 RES 21 R853 RES 21 R854 RES 21 R855 RES 21 R856 RES 21 R857 RES 21 R858 RES 21 R859 RES 21 R860 RES 21 R861 RES 21 R862 RES 21 R863 RES 21 R864 RES 21 R865 RES 21 R866 RES 21 R867 RES 21 R868 RES 21 R869 RES 21 R870 RES 21 R871 RES 21 R872 RES 21 R873 RES 21 R874 RES 21 R875 RES 21 R876 RES 21 R877 RES 21 R878 RES 21 R879 RES 21 R880 RES 21 R881 RES 21 R882 RES 21 R883 RES 21 R884 RES 21 R885 RES 21 R886 RES 21 R887 RES 21 R888 RES 21 R889 RES 21 R890 RES 21 R891 RES 21 R892 RES 21 R893 RES 21 R894 RES 21 R895 RES 21 R896 RES 21 R897 RES 21 R898 RES 21 R899 RES 21 R900 RES 21 R901 RES 21 R902 RES 21 R903 RES 21 R904 RES 21 R905 RES 21 R906 RES 21 R907 RES 21 R908 RES 21 R909 RES 21 R910 RES 21 R911 RES 21 R912 RES 21 R913 RES 21 R914 RES 21 R915 RES 21 R916 RES 21 R917 RES 21 R918 RES 21 R919 RES 21 R920 RES 21 R921 RES 21 R922 RES 21 R923 RES 21 R924 RES 21 R925 RES 21 R926 RES 21 R927 RES 21 R928 RES 21 R929 RES 21 R930 RES 21 R931 RES 21 R932 RES 21 R933 RES 21 R934 RES 21 R935 RES 21 R936 RES 21 R937 RES 21 R938 RES 21 R939 RES 21 R940 RES 21 R941 RES 21 R942 RES 21 R943 RES 21 R944 RES 21 R945 RES 21 R946 RES 21 R947 RES 21 R948 RES 21 R949 RES 21 R950 RES 21 R951 RES 21 R952 RES 21 R953 RES 21 R954 RES 21 R955 RES 21 R956 RES 21 R957 RES 21 R958 RES 21 R959 RES 21 R960 RES 21 R961 RES 21 R962 RES 21 R963 RES 21 R964 RES 21 R965 RES 21 R966 RES 21 R967 RES 21 R968 RES 21 R969 RES 21 R970 RES 21 R971 RES 21 R972 RES 21 R973 RES 21 R974 RES 21 R975 RES 21 R976 RES 21 R977 RES 21 R978 RES 21 R979 RES 21 R980 RES 21 R981 RES 21 R982 RES 21 R983 RES 21 R984 RES 21 R985 RES 21 R986 RES 21 R987 RES 21 R988 RES 21 R989 RES 21 R990 RES 21 R991 RES 21 R992 RES 21 R993 RES 21 R994 RES 21 R995 RES 21 R996 RES 21 R997 RES 21 R998 RES 21 R999 RES 21 R1000 RES 21	U00 TPA_21A4470V 34 U01 ISTRIPID 8 9 12 13 14 15 U02 EEPROM_22K88_M042568 6 U03 ADP7140 25 U04 AT90S1200 6 U05 OPAMP_LMC7111 30 U06 ADP010_LMC7111 30 U07 COMPANATOR_LMC7211 30 U08 SLL1162 19 U09 VREG_VM1571J 21 X01 SHORT 30 X02 SHORT 33 X03 SHORT 31 X04 SHORT 20 X05 SHORT 20 X06 SHORT 20 X07 JUMPER 21 X08 SHORT 34 X09 SHORT 20 XW10 SHORT 34 XW11 SHORT 20 XW12 SHORT 20 XW13 SHORT 32 XW14 SHORT 22 XW15 SHORT 21 XW16 JUMPER 34 XW17 SHORT 34 XW18 JUMPER 34 XW19 JUMPER 20 XW20 JUMPER 32 XW21 SHORT 34 XW22 JUMPER 34 XW23 SHORT 34 XW24 JUMPER 34 XW25 SHORT 34 XW26 JUMPER 31 XW27 SHORT 33 XW28 SHORT 33 XW29 SHORT 25 XW30 SHORT 25 XW31 SHORT 32 XW32 SHORT 32 XW34 SHORT 5 Y1 CRYSTAL 17 Y2 CRYSTAL 14 Y3 CRYSTAL_4PIN 29 Y4 CRYSTAL 29 Y5 CRYSTAL_4PIN 26 Z1 HOLE_VIA 4 Z2 HOLE_VIA 4 Z3 HOLE_VIA 4 Z4 HOLE_VIA 4 Z5 HOLE_VIA 4 Z6 HOLE_VIA 4 Z7 HOLE_VIA 4 Z8 HOLE_VIA 4 Z9 HOLE_VIA 4 Z10 HOLE_VIA 4 Z11 HOLE_VIA 4 Z12 HOLE_VIA 4 Z13 HOLE_VIA 4 Z14 HOLE_VIA 4 Z15 HOLE_VIA 4 Z16 HOLE_VIA 4 Z17 HOLE_VIA 4 Z18 HOLE_VIA 4 Z19 HOLE_VIA 4 Z20 HOLE_VIA 4 Z21 HOLE_VIA 4 Z22 HOLE_VIA 4 Z23 HOLE_VIA 4 Z24 HOLE_VIA 4 Z25 HOLE_VIA 4 Z26 HOLE_VIA 4 Z27 HOLE_VIA 4 Z28 HOLE_VIA 4 Z29 HOLE_VIA 4 Z30 HOLE_VIA 4 Z31 HOLE_VIA 4 Z32 HOLE_VIA 4 Z33 HOLE_VIA 4 Z34 HOLE_VIA 4 Z35 HOLE_VIA 4 Z36 HOLE_VIA 4 Z37 HOLE_VIA 4 Z38 HOLE_VIA 4 Z39 HOLE_VIA 4 Z40 HOLE_VIA 4 Z41 HOLE_VIA 4 Z42 HOLE_VIA 4 Z43 HOLE_VIA 4 Z44 HOLE_VIA 4 Z45 HOLE_VIA 4 Z46 HOLE_VIA 4 Z47 HOLE_VIA 4 Z48 HOLE_VIA 4 Z49 HOLE_VIA 4 Z50 HOLE_VIA 4 Z51 HOLE_VIA 4 Z52 HOLE_VIA 4 Z53 HOLE_VIA 4 Z54 HOLE_VIA 4 Z55 HOLE_VIA 4 Z56 HOLE_VIA 4 Z57 HOLE_VIA 4 Z58 HOLE_VIA 4 Z59 HOLE_VIA 4 Z60 HOLE_VIA 4 Z61 HOLE_VIA 4 Z62 HOLE_VIA 4 Z63 HOLE_VIA 4 Z64 HOLE_VIA 4 Z65 HOLE_VIA 4 Z66 HOLE_VIA 4 Z67 HOLE_VIA 4 Z68 HOLE_VIA 4 Z69 HOLE_VIA 4 Z70 HOLE_VIA 4 Z71 HOLE_VIA 4 Z72 HOLE_VIA 4 Z73 HOLE_VIA 4 Z74 HOLE_VIA 4 Z75 HOLE_VIA 4 Z76 HOLE_VIA 4 Z77 HOLE_VIA 4 Z78 HOLE_VIA 4 Z79 HOLE_VIA 4 Z80 HOLE_VIA 4 Z81 HOLE_VIA 4 Z82 HOLE_VIA 4 Z83 HOLE_VIA 4 Z84 HOLE_VIA 4 Z85 HOLE_VIA 4 Z86 HOLE_VIA 4 Z87 HOLE_VIA 4 Z88 HOLE_VIA 4 Z89 HOLE_VIA 4 Z90 HOLE_VIA 4 Z91 HOLE_VIA 4 Z92 HOLE_VIA 4 Z93 HOLE_VIA 4 Z94 HOLE_VIA 4 Z95 HOLE_VIA 4 Z96 HOLE_VIA 4 Z97 HOLE_VIA 4 Z98 HOLE_VIA 4 Z99 HOLE_VIA 4 Z100 HOLE_VIA 4						
C										
B										
A										