

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE
02		248015	ENGINEERING RELEASED
			DATE
			12/05/02

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


# SCHEM, COOPER, Q16A

Thu Feb 12 17:24:24 2004

### BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6570	1	SCHEM, COOPER, Q16A	SCH1	
820-1600	1	PCBF, COOPER, Q16A	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D <b>SCHEM, COOPER, Q16A</b> DRAWING NUMBER 051-6570 REV. 03	
				SHT 1 OF 40	





# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

## BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

Layer	Material	Thickness	Notes
1	SIGNAL	1/2 OZ + COPPER PLATING	
2	PREPREG	3 MIL	SIGNAL (1/2 OZ)
3	PREPREG	3 MIL	GROUND (1/2 OZ)
4	CORE	3 MIL	SIGNAL (1/2 OZ)
5	PREPREG	5 MIL	CUT POWER PLANE (1 OZ)
6	CORE	5 MIL	CUT POWER PLANE (1 OZ)
7	PREPREG	5 MIL	SIGNAL (1/2 OZ)
8	CORE	3 MIL	GROUND (1/2 OZ)
9	PREPREG	3 MIL	SIGNAL (1/2 OZ)
10	PREPREG	3 MIL	SIGNAL (1/2 OZ + COPPER PLATING)


## BOARD HOLES

### CHASSIS MOUNTS


#### ASICS HEATSINK MOUNTS I/O AREA




#### INVERTER



#### MECH. HOLES




## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	4 OF 40



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2855	1	IC, APOLLO7 PM, R1.1, 1.50GHZ, 1.24V CORE U56		CRITICAL	CPU_BST
337S2856	1	IC, APOLLO7 PM, R1.1, 1.33GHZ, 1.18V CORE U56		CRITICAL	CPU_BTR

(Nap Voltage=0.98V for both Config.)

OMIT  
**U56**  
 1.XXGHZ  
 APOLLO7-1.XXV  
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1005	1	RES, MF, 1/16W, 100k ohm, 1%, 0402, SMD R449 (R1)			CPU_BTR


# MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-657003	REV.: 03
	SCALE: NONE	SHEET: 5	OF: 40



### CPU PLL CONFIG CIRCUITRY





STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

### CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

### CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

### CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV. D 051-6570 03

SCALE NONE SHEET 7 OF 40


# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D45 - SELPCISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

# MAXBUS PULL-UPS



# INTREPID BOOT STRAPS

# Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	8 OF 40






BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND


16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	10 40




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

**SLOT "A"  
LOWER SLOT  
FACTORY SLOT**


**SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT**



**DDR BYPASS  
SLOT "A"**



**SLOT "B"**



**DDR SODIMM CONNS**


**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	DRAWING NUMBER	REV.
	NONE	11	051-6570	03







# USB PORT ASSIGNMENTS




## PORT A - PORT D/UNUSED



## PORT E/BLUETOOTH



## PORT F/MODEM



## INT - USB/GPIOS/I2S

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y2	Alt. for Sward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. D 051-6570 03

SCALE: NONE SHEET: 14 OF 40




# Intrepid Power


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	03
SCALE		SHT	OF
NONE		15	40


**INTREPID MAXBUS DECOUPLING**




**INTREPID CORE DECOUPLING**




**INTREPID AGP I/O DECOUPLING**




**INTREPID 3.3V DECOUPLING**



**INTREPID DDR DECOUPLING**



**INTREPID/MAIN 2.5V DECOUPLING**




**Intrepid Decoupling**

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
	SCALE	SHEET	
	NONE	16	40





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part

Y1's LOAD CAPACITANCE = 16 pF

RSDM1	M14	NEC USB RSDM1
DM1	M13	(NEC USB DAM)
DP1	L14	(NEC USB DAP)
RSDP1	K13	NEC USB RSDP1
RSDM2	K14	NEC USB RSDM2
DM2	K12	(NEC USB DBM)
DP2	J14	(NEC USB DBP)
RSDP2	J12	NEC USB RSDP2
RSDM3	H11	NC
G11	G11	
DM3	G13	
DP3	G14	NC
RSDP3	G14	NC
RSDM4	F12	NC
DM4	F14	
DP4	E12	
RSDP4	E14	NC
RSDM5	E13	NC
DM5	D14	
DP5	C13	
RSDP5	C14	NC
RREF	P11	NEC RREF
OC1	B12	NEC LUSB OCI 17
OC12	B11	NEC RUSB OCI 17
OC13	B10	NEC OCI<3>
OC14	A10	NEC OCI<4>
OC15	B9	NEC OCI<9>
PPON1	C12 <sup>INT</sup>	NEC LUSB PPON 25 39
PPON2	A11 <sup>INT</sup>	NEC RUSB PPON 25 39
PPON3	C11 <sup>INT</sup>	NEC PPON3 TP
PPON4	C10 <sup>INT</sup>	NEC PPON4 TP
PPON5	A9 <sup>INT</sup>	NEC PPON5 TP
NC1	P6	NEC NC<1>
NC2	M6	NEC NC<2>
NTEST1	M8 <sup>TP</sup>	NC
SMC	M7 <sup>TP</sup>	NC
TEB	N7 <sup>TP</sup>	NC
AMC	P7 <sup>TP</sup>	NEC AMC TP
TEST	L8 <sup>TP</sup>	NC
NANDTEST	M10	NEC NANDTESTEN TP
SRCLK	M9	NC
SRDTA	N9	NEC NANDTESTOUT TP
SRMOD	P9 <sup>TP</sup>	NC
AVSS	P9 <sup>TP</sup>	NC

NEC documentation indicates that NCs must be tied high.

**USB 2.0**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	03
SCALE		SHT	OF
NONE		17	40



**PC CARD/CARDBUS CONNECTOR**



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	DRAWING NUMBER	REV.
	D	051-657003
SCALE	SHT	REV.
NONE	18	40

# SIL1162 DVI-Compliant Transmitter



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0318	197S0048		G1	Alt. for Sward Part


## M11 AGP INTERFACE

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6570	03
SCALE	SHT	19 OF 40
NONE		



**Int.TMDS Termination**

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**GPU Vcore - 1.2V**

(PUT ALL CAPS BELOW ATT ASIC)

**GPU Vcore SUPPLY**


WHEN Vcore CNTL HIGH => 1.2V  
 $1.2V = 0.8V * (1 + R329 / (R328//R330))$   
 WHEN Vcore CNTL LOW => 1.0V  
 $1.0V = 0.8V * (1 + R329 / R330)$

Place all TMDS 10 ohms close to GPU

**M11 CORE PWR/LVDS/TMDS**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.  
 DRAWING NUMBER: D 051-6570 03  
 SCALE: NONE  
 SHEET: 20 OF 40



ATI 64MB  
CRITICAL  
**U47**  
RAGE MOBILITY  
M11-CSP64  
64MB  
BGA  
(4 OF 6)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

**M11 POWER**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	REV.
	NONE	21	40

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

# EXTERNAL VIDEO (DVI) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

## VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


D 051-6570 03

SCALE NONE SHEET 22 40


# LMU/RIGHT SENSOR CONNECTOR




# LEFT LIGHT SENSOR CONNECTOR




# DEBUG HELPERS




# SLEEP LED




# TOP CONTACT ZIF KEYBOARD CONN



# TRACKPAD/PWR BTN CONN



# KEYBOARD PULLUPS



# KEYBOARD/TPAD/SLEEP LED


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	23 40


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION  
PLACE TERMINATORS NEAR INTREPID




NO STUFF  
C808  
100pF  
50V  
CERM  
402




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN  
+5V\_HD\_SLEEP AND +3V\_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6570	03
SCALE	SHT	24 40






APPLE COMPUTER INC.




# LEFT I/O & AUDIO BOARD (LIO)

# USB MODEM/SOFT MODEM RIGHT USB BOARD




## FAN INTERFACE FAN CONTROLLER



## CPU FAN

## GPU FAN




PLACE CLOSE TO CPU MAIN1

PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2

PLACE UNDERNEATH UPPER RAM ALTERNATE1

PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2



## FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	25 40

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



CRITICAL  
**U43**  
 88E1111  
 BCC

CRITICAL  
**J23**  
 MJ-R0016  
 F-RT-TH

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT CONNECTOR PINS 5 & 6

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

# MARVELL 88E1111

## 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE NONE SHEET 26 OF 40

D 051-6570 03



# PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)  
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

CLEAR OUT ALL PLANES UNDER TRANSFORMERS


**FIREWIRE PORTS**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	03
SCALE		SHT	OF
NONE		28	40



**UNDERVOLTAGE RESET CIRCUIT**



**PMU KEYBOARD RESET CIRCUIT**



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

CPU VCORE HI OC/PMU AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset.

Keep crystal subcircuit close to PMU.

Y3'S LOAD CAPACITANCE IS 12.5PF

**A29 ADAPTER DETECTION**



**PMU**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SITE: D 051-6570 03  
 SCALE: NONE SHT: 29 40

# DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

# DC INRUSH LIMITER

# BACKFEED PROTECTION


# +PBUS CURRENT LIMIT

# BATTERY SWITCH-OVER CIRCUIT



### SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES




$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN  
 For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048 / R_{62}) * (V_{VCTL} / V_{REFIN})$$

### SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V  
 CHARGE THROTTLED BY LOW BATTERY VOLTAGE




# BATTERY CHARGER

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHEET	30	TOTAL SHEETS	40
DRAWING NUMBER	D 051-6570 03		REV.		



# 12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

# PMU SUPPLY


# BACKUP BATTERY

# 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	03
SCALE		SHT	
NONE		31 40	

# 3.3V/5V MAIN SUPPLY



DCDC\_EN TRUTH TABLE

PMU_POWER_UP	LSLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

## SLEEP LEVEL SHIFTER (3V -> 5V)

### +5V\_SLEEP LOADS

- 1) FAN
- 2) Headphone amplifier
- 3) OPTICAL DRIVE
- 4) DVI
- 5) TRACKPAD

### +3V\_SLEEP LOADS

- 1) CPU PLL CONFIG CONTROL
- 2) INTREPID - I2C PULLUPS & OSCILLATOR
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
- 7) BOOT BANGER
- 8) HARD DRIVE (IF USING 3V LOGIC)
- 9) WIRELESS
- 10) PMU - I2C PULLUPS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHEET	REV.
	NONE	32	40



### VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



### OUTPUT VOLTAGE

V <sub>DAC</sub>		D3	D2	D1	D0
D4=0	D4=1	0	0	0	0
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

### FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0


When A/B\_ is high (fast): D4-D0 read as-is

When A/B\_ is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, A/V = B/V


1.250V->0.975V 1.50Ghz  
1.200V->0.975V 1.33Ghz  
(value without offset)



**GROUND SENSE VOLTAGE DIVIDER**  
This allows for an offset to the ground sense to adjust the output voltage.  
VREF = 2.0V, HENCE VOFFSET = 2.0V\*0.85\*(Rb / Ra) AND VCORE = VDAC + VOFFSET.  
NOTE: Ra NO STUFFED FOR NO OFFSET CASE


(CPU Vcore value with offset)  
1.50Ghz 1.280V->0.990V  
1.33Ghz 1.220V->0.990V

### ROUTE AS DIFFERENTIAL PAIR Fmax Test Connections



NOTE: When U15 MUX is removed => NO SW Support, R794, R795, R796, R797 have to be stuffed

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP, AL, POLY, 8.2uF, 20%, 16V, V	C51, C52, C77, C78, C91, C92, C111	CRITICAL	




### VCORE SUPPLY


**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-657003 SCALE: NONE SHEET: 33 OF 40

# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER



## 1.5V/1.8V/2.5V SUPPLIES

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	NONE	SHT	34 40



DIGITAL SIGNALS

D

C

B

A

D

C

B

1A

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_AACK_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_BG_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_BR_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_CI_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU_DBG_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500:MIL:3200	MI17	(250)	(250)			
	CPU_GBL_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_HIT_L	L:S:1500:MIL:2800	MI17	(250)	(250)			
	CPU_OACK_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_OREQ_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_TA_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_TBST_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_TEA_L	L:S:1500:MIL:3000	MI17	(250)	(250)			
	CPU_TS_L	L:S:1500:MIL:2700	MI17	(250)	(250)			
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
CPU_TT<0..4>	L:S:1500:3400	7		(250)				
CPU_WT_L	L:S:1500:MIL:3100	MI17	(250)	(250)				

PRIORITY: 4  
 PRIMARY LAYERS: 9  
 SECONDARY LAYERS: 4,7  
 GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

## Temporary Area for TMDs/DVO signal constraints

ALL TMDs GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDs SIGNALES

GPU_TMDs_CLKN	GPU_CLKTMDs	GPURTMDs:G:L:S:0_MIL:50_MIL	500.0000	100 OHM SPACING	5
GPU_TMDs_CLKP	GPU_CLKTMDs	GPURTMDs:G:L:S:0_MIL:50_MIL	500.0000	100 OHM SPACING	5
GPU_TMDs_DN<0>	GPU_TMDs_D0		500.0000	100 OHM SPACING	8
GPU_TMDs_DP<0>	GPU_TMDs_D0		500.0000	100 OHM SPACING	8
GPU_TMDs_DN<1>	GPU_TMDs_D1		500.0000	100 OHM SPACING	8
GPU_TMDs_DP<1>	GPU_TMDs_D1		500.0000	100 OHM SPACING	8
GPU_TMDs_DN<2>	GPU_TMDs_D2		500.0000	100 OHM SPACING	8
GPU_TMDs_DP<2>	GPU_TMDs_D2		500.0000	100 OHM SPACING	8
SI_TMDs_CLKN	SI_CLKTMDs	SITMDs:G:L:S:0_MIL:50_MIL		100 OHM SPACING	5
SI_TMDs_CLKP	SI_CLKTMDs	SITMDs:G:L:S:0_MIL:50_MIL		100 OHM SPACING	5
SI_TMDs_DN<0>	SI_TMDs_D0			100 OHM SPACING	8
SI_TMDs_DP<0>	SI_TMDs_D0			100 OHM SPACING	8
SI_TMDs_DN<1>	SI_TMDs_D1			100 OHM SPACING	8
SI_TMDs_DP<1>	SI_TMDs_D1			100 OHM SPACING	8
SI_TMDs_DN<2>	SI_TMDs_D2			100 OHM SPACING	8
SI_TMDs_DP<2>	SI_TMDs_D2			100 OHM SPACING	8

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

ATI_DVOD<11..0>	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610	
ATI_DVOD_DE	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000	
ATI_DVO_HSYNC	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000	
ATI_DVO_VSYNC	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000	165.0 MHz:1:
ATI_DVO_CLKP	ATIDVOD:G:L:S:0_MIL:50_MIL	6	610.0000	
GPU_DVOD<11..0>	GPUDVOD:G:L:S:0_MIL:50_MIL	6	700	
GPU_DVOD_DE	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000	
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000	
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000	
GPU_DVO_CLKP	GPUDVOD:G:L:S:0_MIL:50_MIL	6	500.0000	165.0 MHz:1:
TMDs_CONN_CLKN	CLKCONN_TMDs	TMDs_CONN:G:L:S:0_MIL:50_MIL	500.0000	100 OHM SPACING
TMDs_CONN_CLKP	CLKCONN_TMDs	TMDs_CONN:G:L:S:0_MIL:50_MIL	500.0000	100 OHM SPACING
TMDs_CONN_DN<0>	CONN_TMDs_D0		500.0000	100 OHM SPACING
TMDs_CONN_DP<0>	CONN_TMDs_D0		500.0000	100 OHM SPACING
TMDs_CONN_DN<1>	CONN_TMDs_D1		500.0000	100 OHM SPACING
TMDs_CONN_DP<1>	CONN_TMDs_D1		500.0000	100 OHM SPACING
TMDs_CONN_DN<2>	CONN_TMDs_D2		500.0000	100 OHM SPACING
TMDs_CONN_DP<2>	CONN_TMDs_D2		500.0000	100 OHM SPACING

SIGNAL CONSTRAINTS - PAGE 1A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 03	
			SHT 36 OF 40

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG\_NAME, PROPAGATION\_DELAY, MAX\_VIA, MAX\_EXPOSED\_LENGTH, SUB\_LENGTH, NET\_SPACING\_TYPE, NO\_TEST, PULSE\_PARAM. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MI, and FIREWIRE MI.

Table with columns: GROUP, SIG\_NAME, DIFFERENTIAL PAIR, RELATIVE PROPAGATION DELAY, MAX\_EXPOSED\_LENGTH, NET\_SPACING\_TYPE, MAX VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, TMDS, USB 1, USB 2, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo and drawing information: DRAWING NUMBER 051-6570 03, SCALE NONE, SHEET 37 OF 40.





8

7

6

5

4

3

2

1

# REVISION HISTORY

## Proto/EVT Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol  
2. Connect OVDSENSE to MAXBUS SLEEP  
3. Modify SRW0, SRW1 and IARRY0 connection  
4. Connect OVD (add 6) to CPU\_VCORE\_SLEEP (PAGE 5)  
5. Connect SENSEVDD to CPU\_VCORE\_SLEEP  
6. Connect SENSEGND to GND  
7. Add 4 pcs 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)  
8. Connect TEMP\_ANODE and TEMP\_CATHODE to ADT7460  
9. Modify CPU PLL config  
10. Add 0 ohm resistor on CG\_FSEL Interpid side(R450)  
11. Replace U47 symbol  
12. Change R743 from 2m ohm to 1m ohm  
13. Change C774, C781, C788, C793, C797, C802 from 220uF to 330uF  
14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU\_VCORE setting.
- 12/02/03 - 1. Modify CPU\_BTR CPU\_VCORE VID setting
- 12/05/03 - 1. Add CPU\_AVDD LDO (Page 5)  
2. Change Q45 and Q41 to IRF7805 (376S0035)  
3. Change Q47 and Q42 to IRF7911W (376S0104)  
4. Change R402 and R405 to 10 ohm resistors  
5. Connect INT\_TDO from Intrepid to Cypress Chip PD\* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5v adjust  
2. Modify CPU\_VCORE setting to Motorola hew spec  
3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT\_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V\_MAIN to +3V\_SLEEP  
2. Connect INT\_TDO from Intrepid to Marvell 88E1111(U43)  
3. Add R755,R756,R758,R759 for power rail

## DVT Release (Rev. 02)

- 01/30/04 - 1. Add Soft Modem (Pin#1) 10K pull-up at J15.7 (Pg 25)  
2. Add Bom Table for R37 2.2K Ohm VCore Offset (Pg 33)
- 02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)  
2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

## DVT Release (Rev. 03)

- 02/12/04 - 1. CPU\_VCore adjustment for v1.1 A7PM CPU (Pg 33)  
2. CPU\_AVDD adjustment for v1.1 A7PM CPU (Pg 3)  
3. ATX INT\_VBDS termination change to 0 ohm, Qty:8 (Pg 20)  
4. AGP I/O VREF voltage divider change to both 1k ohm (Pg 12)

D

D

C

C

B

B

A

A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	03
SCALE	SHT		
NONE	40	40	

8

7

6

5

4

3

2

1









