

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE
02		24801	ENGINEERING RELEASED
			DATE
			12/05/03

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, COOPER, Q16A


Fri Dec 26 17:52:43 2003

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6570	1	SCHEM, COOPER, Q16A	SCH1	
820-1600	1	PCBF, COOPER, Q16A	PCB1	
065-4818	1	CMNPRTS, MLB, Q16A	DMS1	DMS630-4968&DMS630-4969&DMS630-6310
065-4816	1	SELPRTS, MLB, Q16A, BTR	DMS2	DMS630-4968
065-4817	1	SELPRTS, MLB, Q16A, BST	DMS3	DMS630-4969
065-4958	1	SELPRTS, MLB, Q16A, BST128	DMS4	DMS630-6310

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____		DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____		ENG APPD	MFG APPD		
X.XXX : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	
				DRAWING NUMBER 051-6570 REV. 01	
				SHT 1 OF 44	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 01	01
SCALE		SHEET	OF
		2	44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

Layer	Material	Thickness	Notes
1	SIGNAL	1/2 OZ + COPPER PLATING	
2	PREPREG	3 MIL	SIGNAL (1/2 OZ)
3	PREPREG	3 MIL	GROUND (1/2 OZ)
4	CORE	3 MIL	SIGNAL (1/2 OZ)
5	PREPREG	5 MIL	CUT POWER PLANE (1 OZ)
6	CORE	5 MIL	CUT POWER PLANE (1 OZ)
7	PREPREG	5 MIL	SIGNAL (1/2 OZ)
8	CORE	3 MIL	GROUND (1/2 OZ)
9	PREPREG	3 MIL	SIGNAL (1/2 OZ)
10	PREPREG	3 MIL	SIGNAL (1/2 OZ + COPPER PLATING)


BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	4 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2855	1	IC, APOLLO7 PM, R1.0, 1.50GHZ, 1.30V CORE U56		CRITICAL	CPU_BST
337S2856	1	IC, APOLLO7 PM, R1.0, 1.33GHZ, 1.23V CORE U56		CRITICAL	CPU_BTR

OMIT
U56
 1.XXGHZ
 APOLLO7-1.XXV
 (1 OF 3)


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1105	1	RES, 110k ohm	(R1) R449		CPU_BTR

MPC7447 MAXBUS A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-657001	REV.: 01
	SCALE: NONE	SHEET: 5	OF: 44

BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON





OMIT
U56
1.XXGHZ
BGA
(2 OF 3)



APOLLO7-1.XXV

OMIT
U56
1.XXGHZ
BGA
(3 OF 3)

APOLLO7-1.XXV




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240_FW_GT4_BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	NONE	SHT	6	OF	44
SIZE	D	DRAWING NUMBER	051-6570	REV.	01



CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6570 01
 SCALE: NONE SHEET: 7 OF 44

INTREPID BOOT STRAPS


THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D43 - SELPCISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS

MAXBUS_SLEEP 5 6 7 8 15 16 33 38



INTREPID BOOT STRAPS

Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHT	REV.	01
			01
SCALE	8	OF	44
APPLE COMPUTER INC.		D	051-6570


SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS


U51 INTREPID-REV2.1
(2 OF 9)
CRITICAL

DDR MEMORY INTERFACE

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	35
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	35
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	35
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>	35
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	35
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	35
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	35
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	35
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>	35
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	35
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	35
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	35
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	35
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	35
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	35
MEM_DATA<15>	AG31	DDR_DATA_15	DDRCAS_0	AN34	MEM_CS_L<0>	35
MEM_DATA<16>	AE32	DDR_DATA_16	DDRCAS_1	AN36	MEM_CS_L<1>	35
MEM_DATA<17>	AF35	DDR_DATA_17	DDRCAS_2	AL35	MEM_CS_L<2>	35
MEM_DATA<18>	AF36	DDR_DATA_18	DDRCAS_3	AL33	MEM_CS_L<3>	35
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	35
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	35
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	35
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	35
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	35
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	35
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	35
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	35
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	35
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	35
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	35
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	35
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>	35
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>	35
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	35
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	35
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	35
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	35
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	35
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>	35
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>	35
MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>	35
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>	35
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L_TP	35
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB_L_TP	35
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L_TP	35
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB_L_TP	35
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF	35
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_L_UF	35
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF	35
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_L_UF	35
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP	35
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP	35
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF	35
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_L_UF	35
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYCLK_DDRCLK_B1_UF	35
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1_L_UF	35
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP	35
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP	35
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H	35
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF	35
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22		35
MEM_DATA<61>	J36	DDR_DATA_61				35
MEM_DATA<62>	K36	DDR_DATA_62				35
MEM_DATA<63>	K35	DDR_DATA_63				35




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1460	1	IC, BootRom Q16A	U11	CRITICAL	?

MEM_VREF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-657001	9 OF 44

BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND


16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	10 44




**SLOT "A"
LOWER SLOT
FACTORY SLOT**

**SLOT "B"
UPPER SLOT
CUSTOMER SLOT**


NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



**DDR BYPASS
SLOT "A"**




SLOT "B"




DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 01	11
		SHEET	44




PCI PULL-UPS




NEC USB2 REQ REMAINS ON +3V_MAIN BECAUSE THIS CHIP IS POWERED DURING SLEEP

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE




AGP PULL-UPS/PULL DOWNS




INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6570 01 SCALE: NONE SHEET: 12 OF 44



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR	N/A	N/A	J14 - PG 25	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 25	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 25	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES


JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	0	0	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: 051-6570 01
 SCALE: NONE SHEET: 13 44


USB PORT ASSIGNMENTS




PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y2	Alt. for Sward Part


PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K	1/16W	5%		R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. 01

D 051-6570 01

SCALE: NONE SHEET: 14 OF 44




Intrepid Power


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570	01
SCALE		SHT	OF
NONE		15	44


INTREPID MAXBUS DECOUPLING




INTREPID AGP I/O DECOUPLING




INTREPID DDR DECOUPLING




INTREPID CORE DECOUPLING



INTREPID 3.3V DECOUPLING



INTREPID/MAIN 2.5V DECOUPLING




Place these 2.5V Decoupling Caps near the Edge of +2.5V_MAIN and +2.5V_INTREPID split

Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHEET	16 44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6570	01
SCALE		SHT	OF
NONE		17	44



PCI1510 PULL-UPS

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR


CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 01	
SCALE	NONE	SHT	18 44

SIL1162 DVI-Compliant Transmitter



M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0318	197S0048		G1	Alt. for Sward Part

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	SHT	19	OF 44



Int.TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

ATI 64MB RAGE MOBILITY M11-CSP64 64MB BGA (5 OF 6)

36 19	ATI DVOD<0>	AJ5	ZV_LCDDATA1	ROMCSB	AE5 NC
36 19	ATI DVOD<1>	AK5	ZV_LCDDATA1	AK28	GPU_R
36 19	ATI DVOD<2>	AG6	ZV_LCDDATA2	AK27	GPU_G
36 19	ATI DVOD<3>	AH6	ZV_LCDDATA3	AK26	GPU_B
36 19	ATI DVOD<4>	AJ6	ZV_LCDDATA4		
36 19	ATI DVOD<5>	AK6	ZV_LCDDATA5		
36 19	ATI DVOD<6>	AL6	ZV_LCDDATA6		
36 19	ATI DVOD<7>	AM6	ZV_LCDDATA7		
36 19	ATI DVOD<8>	AN6	ZV_LCDDATA8		
36 19	ATI DVOD<9>	AO6	ZV_LCDDATA9		
36 19	ATI DVOD<10>	AP6	ZV_LCDDATA10		
36 19	ATI DVOD<11>	AQ6	ZV_LCDDATA11		
36 19	ATI DVOD<12>	AR6	ZV_LCDDATA12		
36 19	ATI DVOD<13>	AS6	ZV_LCDDATA13		
36 19	ATI DVOD<14>	AT6	ZV_LCDDATA14		
36 19	ATI DVOD<15>	AV6	ZV_LCDDATA15		
36 19	ATI DVOD<16>	AW6	ZV_LCDDATA16		
36 19	ATI DVOD<17>	AX6	ZV_LCDDATA17		
36 19	ATI DVOD<18>	AY6	ZV_LCDDATA18		
36 19	ATI DVOD<19>	AZ6	ZV_LCDDATA19		
36 19	ATI DVOD<20>	BA6	ZV_LCDDATA20		
36 19	ATI DVOD<21>	BB6	ZV_LCDDATA21		
36 19	ATI DVOD<22>	BC6	ZV_LCDDATA22		
36 19	ATI DVOD<23>	BD6	ZV_LCDDATA23		
36 19	ATI DVOD<24>	BE6	ZV_LCDDATA24		
36 19	ATI DVOD<25>	BF6	ZV_LCDDATA25		
36 19	ATI DVOD<26>	BG6	ZV_LCDDATA26		
36 19	ATI DVOD<27>	BH6	ZV_LCDDATA27		
36 19	ATI DVOD<28>	BI6	ZV_LCDDATA28		
36 19	ATI DVOD<29>	BJ6	ZV_LCDDATA29		
36 19	ATI DVOD<30>	BK6	ZV_LCDDATA30		
36 19	ATI DVOD<31>	BL6	ZV_LCDDATA31		
36 19	ATI DVOD<32>	BM6	ZV_LCDDATA32		
36 19	ATI DVOD<33>	BN6	ZV_LCDDATA33		
36 19	ATI DVOD<34>	BO6	ZV_LCDDATA34		
36 19	ATI DVOD<35>	BP6	ZV_LCDDATA35		
36 19	ATI DVOD<36>	BQ6	ZV_LCDDATA36		
36 19	ATI DVOD<37>	BR6	ZV_LCDDATA37		
36 19	ATI DVOD<38>	BS6	ZV_LCDDATA38		
36 19	ATI DVOD<39>	BT6	ZV_LCDDATA39		
36 19	ATI DVOD<40>	BU6	ZV_LCDDATA40		
36 19	ATI DVOD<41>	BV6	ZV_LCDDATA41		
36 19	ATI DVOD<42>	BW6	ZV_LCDDATA42		
36 19	ATI DVOD<43>	BX6	ZV_LCDDATA43		
36 19	ATI DVOD<44>	BY6	ZV_LCDDATA44		
36 19	ATI DVOD<45>	BZ6	ZV_LCDDATA45		
36 19	ATI DVOD<46>	CA6	ZV_LCDDATA46		
36 19	ATI DVOD<47>	CB6	ZV_LCDDATA47		
36 19	ATI DVOD<48>	CC6	ZV_LCDDATA48		
36 19	ATI DVOD<49>	CD6	ZV_LCDDATA49		
36 19	ATI DVOD<50>	CE6	ZV_LCDDATA50		
36 19	ATI DVOD<51>	CF6	ZV_LCDDATA51		
36 19	ATI DVOD<52>	CG6	ZV_LCDDATA52		
36 19	ATI DVOD<53>	CH6	ZV_LCDDATA53		
36 19	ATI DVOD<54>	CI6	ZV_LCDDATA54		
36 19	ATI DVOD<55>	CJ6	ZV_LCDDATA55		
36 19	ATI DVOD<56>	CK6	ZV_LCDDATA56		
36 19	ATI DVOD<57>	CL6	ZV_LCDDATA57		
36 19	ATI DVOD<58>	CM6	ZV_LCDDATA58		
36 19	ATI DVOD<59>	CN6	ZV_LCDDATA59		
36 19	ATI DVOD<60>	CO6	ZV_LCDDATA60		
36 19	ATI DVOD<61>	CP6	ZV_LCDDATA61		
36 19	ATI DVOD<62>	CQ6	ZV_LCDDATA62		
36 19	ATI DVOD<63>	CR6	ZV_LCDDATA63		
36 19	ATI DVOD<64>	CS6	ZV_LCDDATA64		
36 19	ATI DVOD<65>	CT6	ZV_LCDDATA65		
36 19	ATI DVOD<66>	CU6	ZV_LCDDATA66		
36 19	ATI DVOD<67>	CV6	ZV_LCDDATA67		
36 19	ATI DVOD<68>	CW6	ZV_LCDDATA68		
36 19	ATI DVOD<69>	CX6	ZV_LCDDATA69		
36 19	ATI DVOD<70>	CY6	ZV_LCDDATA70		
36 19	ATI DVOD<71>	CZ6	ZV_LCDDATA71		
36 19	ATI DVOD<72>	CA7	ZV_LCDDATA72		
36 19	ATI DVOD<73>	CB7	ZV_LCDDATA73		
36 19	ATI DVOD<74>	CC7	ZV_LCDDATA74		
36 19	ATI DVOD<75>	CD7	ZV_LCDDATA75		
36 19	ATI DVOD<76>	CE7	ZV_LCDDATA76		
36 19	ATI DVOD<77>	CF7	ZV_LCDDATA77		
36 19	ATI DVOD<78>	CG7	ZV_LCDDATA78		
36 19	ATI DVOD<79>	CH7	ZV_LCDDATA79		
36 19	ATI DVOD<80>	CI7	ZV_LCDDATA80		
36 19	ATI DVOD<81>	CJ7	ZV_LCDDATA81		
36 19	ATI DVOD<82>	CK7	ZV_LCDDATA82		
36 19	ATI DVOD<83>	CL7	ZV_LCDDATA83		
36 19	ATI DVOD<84>	CM7	ZV_LCDDATA84		
36 19	ATI DVOD<85>	CN7	ZV_LCDDATA85		
36 19	ATI DVOD<86>	CO7	ZV_LCDDATA86		
36 19	ATI DVOD<87>	CP7	ZV_LCDDATA87		
36 19	ATI DVOD<88>	CQ7	ZV_LCDDATA88		
36 19	ATI DVOD<89>	CR7	ZV_LCDDATA89		
36 19	ATI DVOD<90>	CS7	ZV_LCDDATA90		
36 19	ATI DVOD<91>	CT7	ZV_LCDDATA91		
36 19	ATI DVOD<92>	CU7	ZV_LCDDATA92		
36 19	ATI DVOD<93>	CV7	ZV_LCDDATA93		
36 19	ATI DVOD<94>	CW7	ZV_LCDDATA94		
36 19	ATI DVOD<95>	CX7	ZV_LCDDATA95		
36 19	ATI DVOD<96>	CY7	ZV_LCDDATA96		
36 19	ATI DVOD<97>	CZ7	ZV_LCDDATA97		
36 19	ATI DVOD<98>	CA8	ZV_LCDDATA98		
36 19	ATI DVOD<99>	CB8	ZV_LCDDATA99		
36 19	ATI DVOD<100>	CC8	ZV_LCDDATA100		

GPU Vcore - 1.2V

(PUT ALL CAPS BELOW ATT ASIC)


GPU Vcore SUPPLY

WHEN VCORE CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328//R330))$
 WHEN VCORE CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.
 DRAWING NUMBER: D 051-6570 01
 SCALE: NONE
 SHEET: 20 OF 44



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S1058	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SCALE: NONE

SHEET: 21 OF 44

DRAWING NUMBER: 051-6570 01


REV: 44

EXTERNAL VIDEO (DVI) INTERFACE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS





SLEEP LED



TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS

KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	23 44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6570	01
SCALE	SHT	24 44




APPLE COMPUTER INC.

LEFT I/O & AUDIO BOARD (LIO)

USB MODEM/SOFT MODEM RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE

FAN CONTROLLER


PLACE CLOSE TO CPU MAIN1




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2






PLACE UNDERNEATH UPPER RAM ALTERNATE1









PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



CPU FAN



GPU FAN



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.		SIZE D	DRAWING NUMBER 051-6570 01	REV. 01
SCALE NONE		SHT	25 44	

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



CRITICAL
U43
 88E1111
 BCC

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

APPLE COMPUTER INC.

SCALE: NONE

SHEET: 26 OF 44

DRAWING NUMBER: 051-6570 01



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052		G2	Alt. for Sward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	D	DRAWING NUMBER	051-6570 01	REV.	
	NONE	SHT		27 44		

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33




CLEAR OUT ALL PLANES UNDER TRANSFORMERS


FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6570 01	
SCALE		SHT	OF
NONE		28	44



UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT



Pin	Signal	Pin	Signal	Pin	Signal
23	KBD_Y<0>	86	P00_D0	44	CPU_VCORE_HI_OC
23	KBD_Y<1>	85	P01_D1	43	INT_RESET_L
23	KBD_Y<2>	84	P02_D2	42	MAIN_RESET_L
23	KBD_Y<3>	83	P03_D3	41	NC
23	KBD_Y<4>	82	P04_D4	40	PMU_INT_NMI
23	KBD_Y<5>	81	P05_D5	39	PMU_EPM
23	KBD_Y<6>	80	P06_D6	38	INT_PU_RESET_L
23	KBD_Y<7>	79	P07_D7	37	PMU_CPU_HRESET_L
23	NUMLOCK_LED_L	78	P10_D8	36	PMU_ACK_L
23	PMU_NUMLOCK_LED_L	77	P11_D9	35	PMU_CLK
23	PMU_CAPSLOCK_LED_L	76	P12_D10	34	PMU_FROM_INT
23	CHARGE_LED_L	75	P13_D11	33	PMU_TO_INT
23	PMU_POWER_UP_L	74	P14_D12	32	PMU_REQ_L
23	CAPSLOCK_LED_L	73	P15_D13_INT3	31	PMU_LID_CLOSED_L
23	SOFT_PWR_ON_L	72	P16_D14_INT4	30	PMU_RESET_BUTTON_L
23	COMM_RING_DET_L	71	P17_D15_INT5	29	PMU_NMI_BUTTON_L
23	INT_WATCHDOG_L	70	P20_A0_D0	28	TPAD_RXD
23	KBD_X<0>	69	P21_A1_D1_D0	27	TPAD_TXD
23	KBD_X<1>	68	P22_A2_D2_D1	26	SYSTEM_CLK_EN
23	KBD_X<2>	67	P23_A3_D3_D2	25	CPU_CLK_EN
23	KBD_X<3>	66	P24_A4_D4_D3	24	PMU_CHARGE_V
23	KBD_X<4>	65	P25_A5_D5_D4	23	PMU_CHRG_BATT_0
23	KBD_X<5>	64	P26_A6_D6_D5	22	NC (CHARGE_1)
23	KBD_X<6>	63	P27_A7_D7_D6	21	NC
23	KBD_X<7>	61	P30_A8_D7	20	PMU_SLEEP_LED_L
23	KBD_X<8>	59	P31_A9	19	CPU_SMI_L
23	KBD_X<9>	58	P32_A10	18	POWER_VALID
23	IO_RESET_L	57	P33_A11	17	PMU_PME_L
23	KBD_COMMAND_L	56	P34_A12	16	INT_PEND_PROC_INT
23	KBD_CONTROL_L	55	P35_A13	15	PMU_NMI_L
23	KBD_SHIFT_L	54	P36_A14	9	PMU_NMI_L
23	KBD_OPTION_L	53	P37_A15	8	PMU_BATT0_DET_L
23	KBD_FUNCTION_L	52	P40_A16	4	PMU_BATT1_DET_L_PU
14	PMU_INT_L	51	P41_A17	3	NC
23	KBD_ID	50	P42_A18	2	NC
23	CPU_PLL_STOP_OC	49	P43_A19	1	INT_PROC_SLEEP_REQ_L
23	SLEEP	48	P44_CS0	100	PMU_POWERUP_OK
23	NC	47	P45_CS1	99	NC
23	INT_SUSPEND_ACK_L	46	P46_CS2	95	THERM_L_OC
23	INT_SUSPEND_REQ_L	45	P47_CS3	93	PMU_AC_IN
23	PMU_BYTE	6	BYTE	92	PMU_AC_DET
23	PMU_RESET_L	11	XOUT	91	NC
23	VREF	13	XIN	90	PMU_I2C_CLK
23	PMU_CNVS	10	RESET	89	PMU_I2C_DATA
23	PMU_CNVS	7	AVSS	88	PMU_SMB_CLK
23	PMU_CNVS	96	VREF	87	PMU_SMB_DATA
23	PMU_CNVS	94	AVSS		

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC,PMU,V81B	U29	

CPU VCORE HI OC/PMU AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset. (PMU_AP)

Y3'S LOAD CAPACITANCE IS 12.5PF

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHT: 29 44

D 051-6570 01

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$$

$$I_{CHG} = (0.2048 / R_{D2}) * (V_{REFIN} / V_{ICTL})$$

For 4.15V cells, VCTL = 0.123 REFIN
 For 4.20V cells, VCTL = 0.245 REFIN


BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	30 44



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY


BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 01	01
SCALE		SHEET	
NONE		31 44	

3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP	LSLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

- +3V_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
 - 2) INTREPID - I2C PULLUPS & OSCILLATOR
 - 3) MAP31 - 3V RAIL (IF USING D3COLD)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
 - 7) BOOT BANGER
 - 8) HARD DRIVE (IF USING 3V LOGIC)
 - 9) WIRELESS
 - 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


DRAWING NUMBER: 051-6570 01

SCALE: NONE

SHEET: 32 44


VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)




1.300V->1.050V 1.50Ghz
1.250V->1.050V 1.33Ghz
(value without offset)

NOTE: When U15 MUX is removed => NO SW Support, R794,R795,R796,R797 have to be stuffed



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,C51,C52,C77,C78,C91,C92,C111	C51,C52,C77,C78,C91,C92,C111	CRITICAL	



OUTPUT VOLTAGE

V _{DAC}	D4=D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:


D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1
If all pull-ups are >=100K and all pull-downs are <=1K, A/V = B/V

GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * (Rb / Ra) AND VCORE = VDAC + VOFFSET.
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)
1.50Ghz 1.330V->1.060V
1.33Ghz 1.260V->1.060V

ROUTE AS DIFFERENTIAL PAIR Fmax Test Connections




VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-657001 SCALE: NONE SHEET: 33 OF 44

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	01
SCALE	NONE	SHT	34 44

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_AACK_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_BG_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_BR_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_CI_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			
	CPU_DBG_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500:MIL:3200	MI17		(250)			
	CPU_GBL_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_HIT_L	L:S:1500:MIL:2800	MI17		(250)			
	CPU_QACK_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_QREQ_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_TA_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_TBST_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_TEA_L	L:S:1500:MIL:3000	MI17		(250)			
	CPU_TS_L	L:S:1500:MIL:2700	MI17		(250)			
	CPU_TSI<0..2>	L:S:1500:3500	7		(250)			
	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
	CPU_WT_L	L:S:1500:MIL:3100	MI17		(250)			

PRIORITY: 4
 PRIMARY LAYERS: 9
 SECONDARY LAYERS: 4,7
 GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU_TMDS_CLKN	GPU_CLKTMS	GPVTMS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
GPU_TMDS_CLKP	GPU_CLKTMS	GPVTMS:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
GPU_TMDS_DN<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING			
GPU_TMDS_DP<0>	GPU_TMDS_D0		500.0000	100 OHM SPACING			
GPU_TMDS_DN<1>	GPU_TMDS_D1		500.0000	100 OHM SPACING			
GPU_TMDS_DP<1>	GPU_TMDS_D1		500.0000	100 OHM SPACING			
GPU_TMDS_DN<2>	GPU_TMDS_D2		500.0000	100 OHM SPACING			
GPU_TMDS_DP<2>	GPU_TMDS_D2		500.0000	100 OHM SPACING			
SI_TMDS_CLKN	SI_CLKTMS	SITMS:G:L:S:0 MIL:50 MIL		100 OHM SPACING			
SI_TMDS_CLKP	SI_CLKTMS	SITMS:G:L:S:0 MIL:50 MIL		100 OHM SPACING			
SI_TMDS_DN<0>	SI_TMDS_D0			100 OHM SPACING			
SI_TMDS_DP<0>	SI_TMDS_D0			100 OHM SPACING			
SI_TMDS_DN<1>	SI_TMDS_D1			100 OHM SPACING			
SI_TMDS_DP<1>	SI_TMDS_D1			100 OHM SPACING			
SI_TMDS_DN<2>	SI_TMDS_D2			100 OHM SPACING			
SI_TMDS_DP<2>	SI_TMDS_D2			100 OHM SPACING			

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI_DVOD<1..0>	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610				
ATI_DVOD_DE	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				
ATI_DVO_HSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				
ATI_DVO_VSYNC	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000				
ATI_DVO_CLKP	ATIDVOD:G:L:S:0 MIL:50 MIL	6	610.0000	165.0 MHz:::			
GPU_DVOD<1..0>	GPUDVOD:G:L:S:0 MIL:50 MIL	6	700				
GPU_DVOD_DE	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000				
GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MIL:50 MIL	6	500.0000	165.0 MHz:::			
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING			
TMDS_CONN_DN<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING			
TMDS_CONN_DP<0>	CONN_TMDS_D0		500.0000	100 OHM SPACING			
TMDS_CONN_DN<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING			
TMDS_CONN_DP<1>	CONN_TMDS_D1		500.0000	100 OHM SPACING			
TMDS_CONN_DN<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING			
TMDS_CONN_DP<2>	CONN_TMDS_D2		500.0000	100 OHM SPACING			

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 01	
		SHT	
		36	44

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG_NAME, PROPAGATION_DELAY, MAX_VIA, MAX_EXPOSED_LENGTH, SUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAM. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MI, and FIREWIRE MI.

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL PAIR, RELATIVE PROPAGATION DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, TMDS, USB, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., D 051-6570 01, SCALE NONE, SHEET 37 OF 44

8

7

6

5

4

3

2

1

REVISION HISTORY

Proto Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol
2. Connect OVDDSENSE to MAXBUS SLEEP
3. Modify SRW0, SRW1 and IARTRY0 connection
4. Connect OVDD (add 6) to CPU_VCORE_SLEEP (PAGE 5)
5. Connect SENSEVDD to CPU_VCORE_SLEEP
6. Connect SENSEGND to GND
7. Add 4 pos. 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
8. Connect TEMP_ANODE and TEMP_CATHODE to ADT7460
9. Modify CPU PLL config
10. Add 0 ohm resistor on CG_FSEL Interpid side(R450)
11. Replace U47 symbol
12. Change R743 from 2m ohm to 1m ohm
13. Change C774, C781, C788, C793, C797, C802 from 220uF to 330uF
14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU_VCORE setting.
- 12/02/03 - 1. Modify CPU_BTR CPU_VCORE VID setting
- 12/05/03 - 1. Add CPU_AVDD LDO (Page 5)
2. Change Q45 and Q41 to IRF7805 (376S0035)
3. Change Q47 and Q42 to IRF7911W (376S0104)
4. Change R402 and R409 to 10 ohm resistors
5. Connect INT_TDO from Intrepid to Cypress Chip PD* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5v adjust
2. Modify CPU_VCORE setting to Motorola hew spec
3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V_MAIN to +3V_SLEEP
2. Connect INT_TDO from Intrepid to Marvell 88E1111(U43)
3. Add R755,R756,R758,R759 for power rail

D

D

C

C

B

B

A

A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D DRAWING NUMBER: 051-6570 01 REV.: 01
	SCALE: NONE SHT: 40 44

8

7

6

5

4

3

2

1

Table with 8 columns and 1000+ rows of text, likely a cross-reference or index. The columns are numbered 1 through 8 at the top and bottom. The rows contain alphanumeric codes and symbols, possibly representing a signal cross-reference for a design.



D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1