

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M1

03/03/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
D		42820	PRODUCTION RELEASED	03/04/06	


Page	(.csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	N/A	N/A
3	3	Power Block Diagram	N/A	N/A
4	4	BOM Configuration	N/A	N/A
5	5	Functional / ICT Test	N/A	N/A
6	6	Signal Aliases	N/A	N/A
7	7	CPU 1 OF 2-FSB	M42	11/16/2005
8	8	CPU 2 OF 2-PWR/GND	M42	11/16/2005
9	9	CPU Decoupling & VID	(MASTER)	(MASTER)
10	10	CPU MISC1-TEMP SENSOR	M42	10/07/2005
11	11	CPU ITP700FLEX DEBUG	M42	10/12/2005
12	12	NB CPU Interface	(MASTER)	(MASTER)
13	13	NB PEG / Video Interfaces	(MASTER)	(MASTER)
14	14	NB Misc Interfaces	(MASTER)	(MASTER)
15	15	NB DDR2 Interfaces	(MASTER)	(MASTER)
16	16	NB Power 1	(MASTER)	(MASTER)
17	17	NB Power 2	(MASTER)	(MASTER)
18	18	NB Grounds	(MASTER)	(MASTER)
19	19	NB (GM) Decoupling	(MASTER)	(MASTER)
20	20	NB Config Straps	(MASTER)	(MASTER)
21	21	SB: 1 OF 4	M38	11/16/2005
22	22	SB: 2 OF 4	(M38)	09/08/2005
23	23	SB: 3 OF 4	M38	11/16/2005
24	24	SB: 4 OF 4	M38	11/16/2005
25	25	SB Decoupling	M42	11/16/2005
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M1 SMBus Connections	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	(MASTER)	(MASTER)
29	29	DDR2 SO-DIMM Connector B	(MASTER)	(MASTER)
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	(MASTER)	(MASTER)
32	32	DDR2 VRef	(MASTER)	(MASTER)
33	33	CLOCKS	M42	10/12/2005
34	34	Clock Termination	(MASTER)	(MASTER)
35	37	Mobile Clocking	(MASTER)	(MASTER)
36	38	PATA Connector	(MASTER)	(MASTER)
37	41	ETHERNET CONTROLLER	M42	10/12/2005
38	42	Ethernet Connector	(MASTER)	(MASTER)
39	43	Yukon Power Control	(MASTER)	(MASTER)
40	44	FIREWIRE CONTROLLER	(M42)	08/29/2005
41	45	FireWire Port Power	(MASTER)	(MASTER)


Page	(.csa)	Contents	Sync	Date
42	46	FireWire Ports	(MASTER)	(MASTER)
43	49	Internal USB Connections	(MASTER)	(MASTER)
44	52	External USB Connector	(MASTER)	(MASTER)
45	55	Left I/O Board Connector	(MASTER)	(MASTER)
46	57	PCI-E Connections	(MASTER)	(MASTER)
47	58	SMC	M38	10/07/2005
48	59	SMC Support	(MASTER)	(MASTER)
49	60	LPC+ Debug Connector	M42	07/20/2005
50	61	Thermal Sensors	(MASTER)	(MASTER)
51	62	Current & Voltage Sensing	(MASTER)	(MASTER)
52	63	SPI BOOTROM	M42	11/16/2005
53	64	ALS Support	(MASTER)	(MASTER)
54	65	Fan Connectors	(MASTER)	(MASTER)
55	66	Sudden Motion Sensor (SMS)	(MASTER)	(MASTER)
56	67	TPM	M38	11/16/2005
57	75	IMVP6 CPU VCore Regulator	(MASTER)	(MASTER)
58	76	5V / 1.5V Power Supply	(MASTER)	(MASTER)
59	77	2.5V & 1.2V Regulators	(MASTER)	(MASTER)
60	78	1.8V Supply	(MASTER)	(MASTER)
61	79	3.3V / 1.05V Power Supplies	(MASTER)	(MASTER)
62	80	3.3V G3Hot Supply & Power Control	(MASTER)	(MASTER)
63	81	Power Aliases	(MASTER)	(MASTER)
64	82	PBus-In & Battery Connectors	(MASTER)	(MASTER)
65	84	ATI M56 PCI-E	(MASTER)	(MASTER)
66	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
67	86	ATI M56 Core Power	(MASTER)	(MASTER)
68	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
69	88	GPU Straps	(MASTER)	(MASTER)
70	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
71	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
72	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
73	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
74	94	Internal Display Connectors	(MASTER)	(MASTER)
75	97	External Display Connector	(MASTER)	(MASTER)
76	98	M1 Specific Connectors	(MASTER)	(MASTER)
77	99	LVDS Interface Pull-downs	(MASTER)	(MASTER)
78	100	Revision History	N/A	N/A
79	104	M1 Net Properties	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7099	1	SCHEM, MLB, M1	SCH	CRITICAL	
820-1881	1	PCBF, MLB, M1	PCB	CRITICAL	

DRAWING TITLE=M1_MLB ABBREV=DRAWING LAST_MODIFIED=Fri Mar 3 15:00:30 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPFER	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-7099	REV. D
				SHEET 1 OF 104	




System Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 2 OF 104		
NONE			



Power Block Diagram
 SYNC_MASTER=N/A SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	3	104	

"Better" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7569	PCBA, 1.83GHZ, 128VRAM_M1_MBPRO_15	EEE_VHT, M1_COMMON, CPU_1_83GHZ, VRAM_SAM128

"Best" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7570	PCBA, 2.0GHZ, 256VRAM_M1_MBPRO_15	EEE_VHU, M1_COMMON, CPU_2_0GHZ, VRAM_SAM256

"CTO" BOM

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7571	PCBA, 2.16GHZ, 256VRAM_M1_MBPRO_15	EEE_VHV, M1_COMMON, CPU_2_16GHZ, VRAM_SAM256

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M1_COMMON	ALTERNATE, COMMON, M1_COMMON1, M1_COMMON2, M1_COMMON3
M1_COMMON1	BOOTROM_DEVEL, ENET_LOM_DISABLE, ENETPWR_S3AC, GPU_BB_CTL, GPUTHM_A_GPU, HSTHMSNS_HAS
M1_COMMON2	ITP, INVERTER_BUF, KBDLED_HAS, LPCPLUS, LVDS_PD, MEMVREF_S3, MEMVTT_EN_PU
M1_COMMON3	RTUSB_ESD, SMC_PRGRM, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
VRAM_HY128	GPU_MEM_HYNIX, VRAM_128_HYNIX
VRAM_SAM128	VRAM_128_SAMSUNG
VRAM_HY256	GPU_MEM_256M, GPU_MEM_HYNIX, VRAM_256_HYNIX
VRAM_SAM256	GPU_MEM_256M, VRAM_256_SAMSUNG

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHT]	CRITICAL	EEE_VHT	M1, 1.83GHZ, SAM128
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHU]	CRITICAL	EEE_VHU	M1, 2.0GHZ, SAM256
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:VHV]	CRITICAL	EEE_VHV	M1, 2.16GHZ, SAM256

Module Parts


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0354	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
333S0350	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
333S0358	4	IC, SGRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
333S0351	4	IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
337S3282	1	IC, YDC, CO, 1.83G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_1_83GHZ
337S3267	1	IC, YDC, CO, 2.0G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_0GHZ
337S3268	1	IC, YDC, CO, 2.16G, 31W, 667M, 2M, 479BGA	U0700	CRITICAL	CPU_2_16GHZ
341S1873	1	IC, EFI, BOOTROM DEVELOPMENT (NEW), M1	U6301	CRITICAL	BOOTROM_DEVEL
338S0274	1	IC, SMC, HS8/2116	U5800	CRITICAL	SMC_BLANK
341S1875	1	IC, PRGRM, SMC (NEW), M1	U5800	CRITICAL	SMC_PRGRM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0268	1	IC, FW32306, 1394A LINK, BGA, 129P	U4400	CRITICAL	
338S0269	1	IC, 945GM, SOUTHBRIDGE	U1200	CRITICAL	
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN, NO	U4101	CRITICAL	
338S0309	1	IC, ATI, M56P, GRPHSCTRL, 880BGA, LF	U8400	CRITICAL	
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U4102	CRITICAL	
343S0385	1	IC, SB, 652BGA	U2100	CRITICAL	
353S1235	1	IC, CPU VOLTAGE REGULATOR, IMVP, TWO PHASE	U7530	CRITICAL	
359S0101	1	IC, CY28445-5, CLOCK GEN, 68PIN QFN	U3301	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0094	128S0060		ALL	330uF, 2V, 9MOHM, D2
128S0095	128S0060		ALL	330uF, 2V, 6MOHM, D2
128S0081	128S0061		ALL	150uF, 6.3V, 25MOHM, C2
128S0077	128S0086		ALL	7mOhm alt for 8mOhm

BOM Configuration
 SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.  **D** DRAWING NUMBER 051-7099 REV. D
 SCALE NONE SHT 4 OF 104

Functional Test Points

Power Supply NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		IMVP6_RBIAS 57
TRUE		IMVP6_COMP 57
TRUE		P5VS5_RUNSS 58 62
TRUE		P1V5S0_RUNSS 58 62
TRUE		P2V5S3_MODE 59
TRUE		P2V5S3_SHDNRT 59
TRUE		P1V2S3_RT 59
TRUE		P1V2S3_RUNSS 39 59
TRUE		P1V8S3_COMP 60
TRUE		P1V8S3_FSET 60
TRUE		P3V3S5_COMP 61
TRUE		P3V3S5_FSET 61
TRUE		P1V05S0_COMP 61
TRUE		P1V05S0_FSET 61
TRUE		P3V42G3H_FB 62
TRUE		GPUVCORE_COMP 66
TRUE		GPUVCORE_FSET 66
TRUE		GPUBBP_ADJ 66

CPU FSB NO_TESTs

NO_TEST	EXPOSED_VIA	
TRUE		FSB_A_L<31..3> 7 12 79
TRUE		FSB_ADS_L 7 12 79
TRUE	TRUE	FSB_ADSTB_L<1..0> 7 12 79
TRUE		FSB_BNR_L 7 12 79
TRUE		FSB_BREQ0_L 7 12 79
TRUE		FSB_D_L<63..0> 7 12 79
TRUE		FSB_DBSY_L 7 12 79
TRUE	TRUE	FSB_DINV_L<3..0> 7 12 79
TRUE		FSB_DRDY_L 7 12 79
TRUE	TRUE	FSB_DSTBN_L<3..0> 7 12 79
TRUE	TRUE	FSB_DSTBP_L<3..0> 7 12 79
TRUE		FSB_HIT_L 7 12 79
TRUE		FSB_HITM_L 7 12 79
TRUE		FSB_LOCK_L 7 12 79
TRUE		FSB_REQ_L<4..0> 7 12 79

EXPOSED_VIA property indicates that the net should have a via with 10-mil soldermask opening for use as engineering probe point.

Misc EXPOSED_VIA Nets

EXPOSED_VIA	
TRUE	DMI_N2S_P<1..0> 14 22
TRUE	DMI_N2S_N<1..0> 14 22
TRUE	SB_CLK100M_SATA_P 21 34
TRUE	SB_CLK100M_SATA_N 21 34

Fan Connectors

FUNC_TEST	
	=PP5V_S0_FAN_LT 54 63
	FAN_LT_PWM 54
	FAN_LT_TACH 54
	FAN_RT_PWM 54
	FAN_RT_TACH 54

FUNC_TEST property removed since these test points are not on the proper side for Functional Test points.

LPC+ Debug Connector

FUNC_TEST	
TRUE	=PP3V3_S5_LPCPLUS 49 63
TRUE	=PP5V_S0_LPCPLUS 49 63
TRUE	LPC_AD<0> 21 47 49 56
TRUE	LPC_AD<1> 21 47 49 56
TRUE	LPC_FRAME_L 21 47 49 56
TRUE	PM_CLKRUN_L 23 40 47 49 56
TRUE	BOOT_LPC_SPI_L 22 47 49
TRUE	SMC_TMS 47 48 49
TRUE	DEBUG_RST_L 26 49
TRUE	SMC_TRST_L 47 49
TRUE	SMC_TDO 47 48 49
TRUE	SMC_MD1 47 49
TRUE	SMC_TX_L 47 48 49
TRUE	FWH_INIT_L 21 48 49
TRUE	PCI_CLK_PORT80_LPC 34 49
TRUE	LPC_AD<2> 21 47 49 56
TRUE	LPC_AD<3> 21 47 49 56
TRUE	INT_SERIRQ 23 47 49 56
TRUE	PM_SUS_STAT_L 23 47 48 49 56
TRUE	SMC_TDI 47 48 49
TRUE	SMC_TCK 47 48 49
TRUE	SMC_RST_L 47 48 49
TRUE	SMC_NMI 47 49
TRUE	SMC_RX_L 47 48 49
TRUE	SV_SET_UP 23 49

Left ALS Connector

FUNC_TEST	
TRUE	=PP3V3_S3_LTALS 63 76
TRUE	ALS_GAIN 6 47 76
TRUE	LTALS_OUT 53 76
TRUE	GND

Camera Connector

FUNC_TEST	
TRUE	=PP5V_S3_CAMERA 43 63
TRUE	=USB2_CAMERA_N 4 43
TRUE	=USB2_CAMERA_P 6 43
TRUE	=SMBUS_ATS_SDA 27 43
TRUE	=SMBUS_ATS_SCL 27 43
TRUE	GND

Thermal Diode Connectors

FUNC_TEST	
TRUE	HSTHMSNS_DX_P 50
TRUE	HSTHMSNS_DX_N 50
TRUE	RSFSTHMSNS_D_P 50
TRUE	RSFSTHMSNS_D_N 50

Other Func Test Points

FUNC_TEST	
TRUE	=PP1V05_S0_REG 51 61 63
TRUE	PM_SYSRST_L 23 26 47
TRUE	SMC_ONOFF_L 43 47 48 51

Current Sense Calibration

FUNC_TEST	
TRUE	ISENSE_CAL_EN
TRUE	=PP5V_S0_ISENSECAL
TRUE	=PP1V8_S3_REG 51 60 63
TRUE	=PP1V5_S0_REG 58 63
TRUE	PPVCORE_S0_GPU 43
TRUE	PPVCORE_S0_CPU 43
TRUE	GND

2 TPs per

8 TPs, 2 with each of above TP pairs

Battery Digital Connector

FUNC_TEST	
TRUE	SMC_BS_ALERT_L 47 48 64
TRUE	=SMBUS_BATT_SCL 27 64
TRUE	=SMBUS_BATT_SDA 27 64
TRUE	GND_BATT 64

Left I/O Data Connector

FUNC_TEST	
TRUE	=PP1V5_S0_LIO 45 63
TRUE	=PPDCIN_G3H_LIO 45 63
TRUE	=PP5V_S5_LIO 45 63
TRUE	=PP3V42_G3H_LIO 45 63
TRUE	PP5V_S0_AUDIO_PWR 45
TRUE	PP5V_S0_AUDIO 45
TRUE	GND_AUDIO_PWR 45
TRUE	GND_AUDIO 45
TRUE	ACZ_SDATAIN<0> 21 45 79
TRUE	ACZ_SDATAOUT 21 45 79
TRUE	ACZ_BITCLK 21 45 79
TRUE	ACZ_RST_L 21 45 79
TRUE	EXCARD_OC_L 6 45 48
TRUE	LTUSB_OC_L 6 45
TRUE	LIO_BATT_ISENSE 45 51
TRUE	SMC_SYS_ISET 45 47
TRUE	SMC_BATT_ISET 45 47
TRUE	SMC_BATT_CHG_EN 45 47 48
TRUE	SMC_BC_ACOK 45 47 48
TRUE	SMC_ADAPTER_EN 45 47 48
TRUE	LIO_P3V3S0_EN_L 45 51
TRUE	LIO_DCN_ISENSE 45 51
TRUE	LIO_P3V3S3_EN 45 62
TRUE	SMC_BATT_TRICKLE_EN_L 45 47 48
TRUE	SYS_ONEWIRE 45 47 48
TRUE	MINI_CLKREQ_L 34 45
TRUE	SMC_EXCARD_CP 45 47 48
TRUE	EXCARD_CLKREQ_L 34 45
TRUE	SMC_EXCARD_PWR_EN 45 47
TRUE	LIO_PLT_RESET_L 26 45
TRUE	ACZ_SYNC 21 45 79
TRUE	=USB2_LT_N 6 45
TRUE	=USB2_LT_P 6 45
TRUE	=USB2_EXCARD_N 6 45
TRUE	=USB2_EXCARD_P 6 45
TRUE	=PCIE_EXCARD_R2D_N 45 46
TRUE	=PCIE_EXCARD_R2D_P 45 46
TRUE	=PCIE_EXCARD_D2R_N 45 46
TRUE	=PCIE_EXCARD_D2R_P 45 46
TRUE	PCIE_CLK100M_EXCARD_P 34 45
TRUE	PCIE_CLK100M_EXCARD_N 34 45
TRUE	=PCIE_MINI_R2D_N 45 46
TRUE	=PCIE_MINI_R2D_P 45 46
TRUE	=PCIE_MINI_D2R_N 45 46
TRUE	=PCIE_MINI_D2R_P 45 46
TRUE	PCIE_CLK100M_MINI_P 34 45
TRUE	PCIE_CLK100M_MINI_N 34 45
TRUE	=SMBUS_LIO_SMC_SCL 27 45
TRUE	=SMBUS_LIO_SMC_SDA 27 45
TRUE	=SMBUS_LIO_SB_SCL 27 45
TRUE	=SMBUS_LIO_SB_SDA 27 45
TRUE	PCIE_WAKE_L 23 37 45

Left I/O Power Connector

FUNC_TEST	
TRUE	=PPBUS_G3H_LIO_CONN 63 64
TRUE	GND

Request for at least 10 GND test points

NOTE: 10 additional GND test points are called out separately in these notes.

Functional / ICT Test

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 5 OF 104	


<p>NC CPU A32 L == TP_CPU_A32_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A33 L == TP_CPU_A33_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A34 L == TP_CPU_A34_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A35 L == TP_CPU_A35_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A36 L == TP_CPU_A36_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A37 L == TP_CPU_A37_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A38 L == TP_CPU_A38_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU A39 L == TP_CPU_A39_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU APM0 L == TP_CPU_APM0_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU APM1 L == TP_CPU_APM1_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU EXTBREF == TP_CPU_EXTBREF MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU HFPLL == TP_CPU_HFPLL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU SPARE0 == TP_CPU_SPARE0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU SPARE1 == TP_CPU_SPARE1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU SPARE2 == TP_CPU_SPARE2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC CPU SPARE4 == TP_CPU_SPARE4 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>NC MEM A A<15..14> == MEM_A_A<15..14> 28 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC MEM B A<15..14> == MEM_B_A<15..14> 29 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_NB_CFG<4..3> == NB_CFG<4..3> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<6> == NB_CFG<6> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<8> == NB_CFG<8> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<11..10> == NB_CFG<11..10> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<15..14> == NB_CFG<15..14> 14 MAKE_BASE=TRUE</p> <p>TP_NB_CFG<17> == NB_CFG<17> 14 MAKE_BASE=TRUE</p> <p>NOTE: NB_CFG<13..12> require test access</p> <p>TP_NB_CFG<13..12> == NB_CFG<13..12> 14 MAKE_BASE=TRUE</p> <p>TP_SB_SUS_CLK == SUS_CLK_SB 23 MAKE_BASE=TRUE</p> <p>NC_SB_XOR_T5 == TP_SB_XOR_T5 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_U5 == TP_SB_XOR_U5 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_V3 == TP_SB_XOR_V3 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_V4 == TP_SB_XOR_V4 21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_SB_XOR_W3 == TP_SB_XOR_W3 21 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>TP_SMC_RSTGATE_L == SMC_RSTGATE_L 47 MAKE_BASE=TRUE</p> <p>ALS_GAIN == =RTALS_GAIN 53 MAKE_BASE=TRUE</p> <p>NC_ENET_CTRL12 == ENET_CTRL12 37 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>NC_ENET_CTRL25 == ENET_CTRL25 37 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>USB Port "A" (Debug Port) = Right USB 2.0 Port</p> <p>44 =USB2_RT_P == USB2_RT_P == USB_A_P 22 MAKE_BASE=TRUE</p> <p>44 =USB2_RT_N == USB2_RT_N == USB_A_N 22 MAKE_BASE=TRUE</p> <p>44 =RTUSB_OC_L == RTUSB_OC_L == USB_A_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "B" = Trackpad (Geyser)</p> <p>43 =USB_TRACKPAD_P == USB_TRACKPAD_P == USB_B_P 22 MAKE_BASE=TRUE</p> <p>43 =USB_TRACKPAD_N == USB_TRACKPAD_N == USB_B_N 22 MAKE_BASE=TRUE</p> <p>UNUSED_USB_B_OC_L == USB_B_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "C" = Left USB 2.0 Port</p> <p>45 =USB2_LT_P == USB2_LT_P == USB_C_P 22 MAKE_BASE=TRUE</p> <p>45 =USB2_LT_N == USB2_LT_N == USB_C_N 22 MAKE_BASE=TRUE</p> <p>45 =LTUSB_OC_L == USB_C_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "D" = Camera</p> <p>43 =USB2_CAMERA_P == USB2_CAMERA_P == USB_D_P 22 MAKE_BASE=TRUE</p> <p>43 =USB2_CAMERA_N == USB2_CAMERA_N == USB_D_N 22 MAKE_BASE=TRUE</p> <p>UNUSED_USB_D_OC_L == USB_D_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "E" = ExpressCard</p> <p>45 =USB2_EXCARD_P == USB2_EXCARD_P == USB_E_P 22 MAKE_BASE=TRUE</p> <p>45 =USB2_EXCARD_N == USB2_EXCARD_N == USB_E_N 22 MAKE_BASE=TRUE</p> <p>45 =EXCARD_OC_L == USB_E_OC_L 22 MAKE_BASE=TRUE</p> <p>USB Port "F" = IR Receiver</p> <p>76 =USB_IR_P == USB_IR_P == USB_F_P 22 MAKE_BASE=TRUE</p> <p>76 =USB_IR_N == USB_IR_N == USB_F_N 22 MAKE_BASE=TRUE</p> <p>USB Port "G" = Bluetooth (M13P)</p> <p>76 =USB_BT_P == USB_BT_P == USB_G_P 22 MAKE_BASE=TRUE</p> <p>76 =USB_BT_N == USB_BT_N == USB_G_N 22 MAKE_BASE=TRUE</p> <p>USB Port "H" = Reserved (PCI-E Mini Card)</p> <p>TP_USB2_HP == USB_H_P 22 MAKE_BASE=TRUE</p> <p>TP_USB2_HN == USB_H_N 22 MAKE_BASE=TRUE</p> <p>Trace deleted to make room for other diffpairs over RAM connector.</p>
---	--	---	---

Ethernet Power Management Support



Signal Aliases	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	6	104	



CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM*50
 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM
 TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

CPU 1 OF 2-FSB


SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 7 OF 104	



CPU 2 OF 2-PWR/GND

SYNC_MASTER=M42 SYNC_DATE=11/16/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 8 OF 104		
NONE			


CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling




VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID
Will probably be removed before production



CPU Decoupling & VID

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 9 OF 104		
NONE			

CPU ZONE THERMAL SENSOR



PLACE U1001 NEAR THE U1200

LAYOUT NOTE:
 ADD GND GUARD TRACE
 FOR CPU_THERMD_P AND
 CPU_THERMD_N

LAYOUT NOTE:
 ROUTE CPU_THERMD_P AND
 CPU_THERMD_N ON SAME
 LAYER.
 10 MIL TRACE
 10 MIL SPACING

CPU MISC1-TEMP SENSOR
 SYNC_MASTER=M42 SYNC_DATE=10/07/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 10 OF 104		
NONE			


CPU ITP700FLEX DEBUG SUPPORT



CPU ITP700FLEX DEBUG
 SYNC_MASTER=MS SYNC_DATE=10/12/2005



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	11		104



**OMIT
U1200
945GM
NB
BGA
(1 OF 10)**

79 7 5	(10)	FSB D L<0>	F1	HD0*	HA3*	H9	FSB A L<3>	(10)
79 7 5	(10)	FSB D L<1>	J1	HD1*	HA4*	C9	FSB A L<4>	(10)
79 7 5	(10)	FSB D L<2>	H1	HD2*	HA5*	E11	FSB A L<5>	(10)
79 7 5	(10)	FSB D L<3>	J5	HD3*	HA6*	G11	FSB A L<6>	(10)
79 7 5	(10)	FSB D L<4>	H3	HD4*	HA7*	F11	FSB A L<7>	(10)
79 7 5	(10)	FSB D L<5>	K2	HD5*	HA8*	G12	FSB A L<8>	(10)
79 7 5	(10)	FSB D L<6>	G1	HD6*	HA9*	F9	FSB A L<9>	(10)
79 7 5	(10)	FSB D L<7>	G2	HD7*	HA10*	H11	FSB A L<10>	(10)
79 7 5	(10)	FSB D L<8>	K9	HD8*	HA11*	J12	FSB A L<11>	(10)
79 7 5	(10)	FSB D L<9>	K1	HD9*	HA12*	G14	FSB A L<12>	(10)
79 7 5	(10)	FSB D L<10>	K7	HD10*	HA13*	D9	FSB A L<13>	(10)
79 7 5	(10)	FSB D L<11>	J8	HD11*	HA14*	J14	FSB A L<14>	(10)
79 7 5	(10)	FSB D L<12>	H4	HD12*	HA15*	H13	FSB A L<15>	(10)
79 7 5	(10)	FSB D L<13>	J1	HD13*	HA16*	J15	FSB A L<16>	(10)
79 7 5	(10)	FSB D L<14>	K11	HD14*	HA17*	F14	FSB A L<17>	(10)
79 7 5	(10)	FSB D L<15>	G4	HD15*	HA18*	D12	FSB A L<18>	(10)
79 7 5	(10)	FSB D L<16>	T10	HD16*	HA19*	A11	FSB A L<19>	(10)
79 7 5	(10)	FSB D L<17>	W11	HD17*	HA20*	C11	FSB A L<20>	(10)
79 7 5	(10)	FSB D L<18>	T3	HD18*	HA21*	A12	FSB A L<21>	(10)
79 7 5	(10)	FSB D L<19>	U7	HD19*	HA22*	A13	FSB A L<22>	(10)
79 7 5	(10)	FSB D L<20>	U9	HD20*	HA23*	E13	FSB A L<23>	(10)
79 7 5	(10)	FSB D L<21>	U11	HD21*	HA24*	G13	FSB A L<24>	(10)
79 7 5	(10)	FSB D L<22>	T11	HD22*	HA25*	F12	FSB A L<25>	(10)
79 7 5	(10)	FSB D L<23>	W9	HD23*	HA26*	B12	FSB A L<26>	(10)
79 7 5	(10)	FSB D L<24>	T1	HD24*	HA27*	B14	FSB A L<27>	(10)
79 7 5	(10)	FSB D L<25>	T8	HD25*	HA28*	C12	FSB A L<28>	(10)
79 7 5	(10)	FSB D L<26>	T4	HD26*	HA29*	A14	FSB A L<29>	(10)
79 7 5	(10)	FSB D L<27>	W7	HD27*	HA30*	C14	FSB A L<30>	(10)
79 7 5	(10)	FSB D L<28>	U5	HD28*	HA31*	D14	FSB A L<31>	(10)
79 7 5	(10)	FSB D L<29>	T9	HD29*				
79 7 5	(10)	FSB D L<30>	W6	HD30*				
79 7 5	(10)	FSB D L<31>	T5	HD31*	HADS*	E8	FSB ADS L	(10)
79 7 5	(10)	FSB D L<32>	AB7	HD32*	HADSTB0*	B9	FSB ADSTB L<0>	(10)
79 7 5	(10)	FSB D L<33>	AA9	HD33*	HADSTB1*	C13	FSB ADSTB L<1>	(10)
79 7 5	(10)	FSB D L<34>	WA	HD34*	HAVREF	J13	NB FSB VREF	(10)
79 7 5	(10)	FSB D L<35>	W3	HD35*	HBNN*	C6	FSB BNR L	(10)
79 7 5	(10)	FSB D L<36>	Y3	HD36*	HBPRI*	F6	FSB BPRI L	(10)
79 7 5	(10)	FSB D L<37>	Y7	HD37*	HBREQ0*	C7	FSB BREQ0 L	(10)
79 7 5	(10)	FSB D L<38>	W8	HD38*	HCPURST*	B7	FSB CPURST L	(10)
79 7 5	(10)	FSB D L<39>	Y10	HD39*	HDBSY*	A7	FSB DBSY L	(10)
79 7 5	(10)	FSB D L<40>	AB8	HD40*	HDEFER*	C3	FSB DEFER L	(10)
79 7 5	(10)	FSB D L<41>	W2	HD41*	HDPWR*	J9	FSB DPWR L	(10)
79 7 5	(10)	FSB D L<42>	AA4	HD42*	HDRDY*	H8	FSB DRDY L	(10)
79 7 5	(10)	FSB D L<43>	AA7	HD43*	HDRVREF	K13		(10)
79 7 5	(10)	FSB D L<44>	AA2	HD44*				
79 7 5	(10)	FSB D L<45>	AA6	HD45*	HDINV0*	J7	FSB DINV L<0>	(10)
79 7 5	(10)	FSB D L<46>	AA10	HD46*	HDINV1*	W8	FSB DINV L<1>	(10)
79 7 5	(10)	FSB D L<47>	Y8	HD47*	HDINV2*	U3	FSB DINV L<2>	(10)
79 7 5	(10)	FSB D L<48>	AA1	HD48*	HDINV3*	AB10	FSB DINV L<3>	(10)
79 7 5	(10)	FSB D L<49>	AB4	HD49*	HDSTBN0*	K4	FSB DSTBN L<0>	(10)
79 7 5	(10)	FSB D L<50>	AC9	HD50*	HDSTBN1*	T7	FSB DSTBN L<1>	(10)
79 7 5	(10)	FSB D L<51>	AB11	HD51*	HDSTBN2*	Y5	FSB DSTBN L<2>	(10)
79 7 5	(10)	FSB D L<52>	AC11	HD52*	HDSTBN3*	AC4	FSB DSTBN L<3>	(10)
79 7 5	(10)	FSB D L<53>	AB3	HD53*	HDSTBP0*	K3	FSB DSTBP L<0>	(10)
79 7 5	(10)	FSB D L<54>	AC2	HD54*	HDSTBP1*	T6	FSB DSTBP L<1>	(10)
79 7 5	(10)	FSB D L<55>	AD1	HD55*	HDSTBP2*	AA5	FSB DSTBP L<2>	(10)
79 7 5	(10)	FSB D L<56>	AD2	HD56*	HDTSPB3*	AC5	FSB DSTBP L<3>	(10)
79 7 5	(10)	FSB D L<57>	AC1	HD57*				
79 7 5	(10)	FSB D L<58>	AD7	HD58*				
79 7 5	(10)	FSB D L<59>	AC6	HD59*	HHIT*	D3	FSB HIT L	(10)
79 7 5	(10)	FSB D L<60>	AB5	HD60*	HHITM*	D4	FSB HITM L	(10)
79 7 5	(10)	FSB D L<61>	AD10	HD61*	HLOCK*	B3	FSB LOCK L	(10)
79 7 5	(10)	FSB D L<62>	AD4	HD62*				
79 7 5	(10)	FSB D L<63>	AC8	HD63*	HREQ0*	D8	FSB REQ L<0>	(10)
		NB FSB_XRCOMP	E1	HXRCOMP	HREQ1*	G8	FSB REQ L<1>	(10)
		NB FSB_XSCOMP	E2	HXSCOMP	HREQ2*	B8	FSB REQ L<2>	(10)
		NB FSB_XSWING	E4	HXSWING	HREQ3*	F8	FSB REQ L<3>	(10)
					HREQ4*	A8	FSB REQ L<4>	(10)
		NB FSB_YRCOMP	Y1	HYRCOMP				
		NB FSB_YSCOMP	U1	HYSCOMP	HRS0*	B4	FSB RS L<0>	(10)
		NB FSB_YSWING	W1	HYSWING	HRS1*	E6	FSB RS L<1>	(10)
					HRS2*	D6	FSB RS L<2>	(10)
		FSB_CLK_NB_P	AG2	HCLKIN	HSLPCPU*	E3	FSB SLPCPU L	(10)
		FSB_CLK_NB_N	AG1	HCLKIN*	HTRDY*	E7	FSB TRDY L	(10)



NB CPU Interface
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	12		

LVDS Disable

Can leave all signals NC if LVDS is not implemented Tie VCC_TXLVDS and VCCA_LVDS to GND. If SDVO is used VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only S-Video: DACB & DACC only Component: DACA, DACB & DACC


Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable

Tie DACx_OUT, IRTNx, and IREF to 1.5V power rail. Tie VCCD_TV DAC, VCCD_OTVDAC, VCCA_TV DACx, and VCCA_TV BG to 1.5V power rail. Tie VSSA_TV BG to GND.

CRT Disable

Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie HSYNC and VSYNC to GND. Tie VCCA_CRTDAC to VCC Core rail, and tie VSSA_CRTDAC and VCC_SYNC to GND.



SDVO Alternate Function

SDVO_TVCLKIN# SDVO_INT# SDVO_FLDSTALL#

SDVO_TVCLKIN SDVO_INT SDVO_FLDSTALL


SDVOB_RED# SDVOB_GREEN# SDVOB_BLUE# SDVOB_CLKN SDVOC_RED# SDVOC_GREEN# SDVOC_BLUE# SDVOC_CLKN

SDVOB_RED SDVOB_GREEN SDVOB_BLUE SDVOB_CLKP SDVOC_RED SDVOC_GREEN SDVOC_BLUE SDVOC_CLKP

NB PEG / Video Interfaces SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	13		104




NB Misc Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 14 OF 104		
NONE			



OMIT
U1200
945GM
NB
BGA
 (4 OF 10)

DDR SYSTEM MEMORY A


OMIT
U1200
945GM
NB
BGA
 (5 OF 10)

DDR SYSTEM MEMORY B

NB DDR2 Interfaces
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 15 OF 104	




NB Power 1
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 16	OF 104



70mA Max VCCA_CRTDAC/VCCSYN

OMIT

=PP1V05_S0_NB_VTT 800mA Max

U1200 945GM NB BGA (8 OF 10)

POWER

See VCCSYN

120mA Max

150mA Max

24mA Max

1900mA Max

VCCSYN

VCC_TXLVDS0

VCC_TXLVDS1

VCC_TXLVDS2

VCC3G0

VCC3G1

VCC3G2

VCC3G3

VCC3G4

VCC3G5

VCC3G6

VCCA_3GPLL

VCCA_3GBG 2mA Max

VSSA_3GBG

VCCA_CRTDAC0

VCCA_CRTDAC1

VSSA_CRTDAC

VCCA_DPLLA 50mA Max

VCCA_DPLLB 50mA Max

VCCA_HPLL 45mA Max

VCCA_LVDS 10mA Max

VSSA_LVDS

VCCA_MPLL 45mA Max

VCCA_TVBG

VSSA_TVBG

VCCA_TVDACC0

VCCA_TVDACC1

VCCA_TVDACB0

VCCA_TVDACB1

VCCA_TVDACA0

VCCA_TVDACA1

VCCD_HMPLL0

VCCD_HMPLL1

VCCD_LVDS0

VCCD_LVDS1

VCCD_LVDS2

VCCD_TV DAC

VCC_HV0

VCC_HV1

VCC_HV2

VCCD_QTV DAC

VCCAUX0

VCCAUX1

VCCAUX2

VCCAUX3

VCCAUX4

VCCAUX5

VCCAUX6

VCCAUX7

VCCAUX8

VCCAUX9

VCCAUX10

VCCAUX11

VCCAUX12

VCCAUX13

VCCAUX14

VCCAUX15

VCCAUX16

VCCAUX17

VCCAUX18

VCCAUX19

VCCAUX20

VCCAUX21

VCCAUX22

VCCAUX23

VCCAUX24

VCCAUX25

VCCAUX26

VCCAUX27

VCCAUX28

VCCAUX29

VCCAUX30

VCCAUX31

VCCAUX32

VCCAUX33

VCCAUX34

VCCAUX35

VCCAUX36

VCCAUX37

VCCAUX38

VCCAUX39

VCCAUX40

NB Power 2

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	17		104



NB Grounds
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 18 OF 104		
NONE			

Power Interface

These are the power signals that leave the NB "block"

Rail Totals:

2310mA Max?	=PPVCORE_S0_NB	1500mA Max
	=PP1V05_S0_FSB_NB	10mA Max?
	=PP1V05_S0_NB_VTT	800mA Max
	=PP1V05_S0_NB_CRT	?mA Max
3674mA Max	=PP1V5_S0_NB	?mA Max
	=PP1V5_S0_NB_3G	>1500mA Max
	=PP1V5_S0_NB_3GPLL	
	=PP1V5_S0_NB_PCIE	?mA Max
	=PP1V5_S0_NB_PLL	100mA Max
	=PP1V5_S0_NB_TVDAC	24mA Max
	=PP1V5_S0_NB_VCCD_HMPLL	150mA Max
	=PP1V5_S0_NB_VCCAUX	1900mA Max
3200mA Max	=PP1V8_S3_MEM_NB	3200mA Max
132mA Max	=PP2V5_S0_NB_VCCSYN	70mA Max
	=PP2V5_S0_NB_VCC_TXLVDS	60mA Max
	=PP2V5_S0_NB_VCCA_3GBG	2mA Max
40mA Max?	=PP3V3_S0_NB	?mA Max
	=PP3V3_S0_NB_VCC_HV	40mA Max



D

D

C










C

B

B


A

A



NB (GM) Decoupling
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	19 OF	104
NONE			



NB_CFG<3> RESERVED

NB_CFG<4> RESERVED

14 NB_CFG<5>
Internal pull-up
NBCFG_DMI_X2
R2075
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<5> High = DMIx4
DMI x2 Select Low = DMIx2
PROBABLY NOT NEEDED

NB_CFG<6> RESERVED

14 NB_CFG<7>
Internal pull-up
NO STUFF
R2077
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<7> High = Mobile CPU
CPU Strap Low = RESERVED

NB_CFG<8> RESERVED

14 NB_CFG<9>
Internal pull-up
NBCFG_PEG_REVERSE
R2079
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<9> High = Normal
PCIe Graphics Lane Reversal Low = Reversed

NB_CFG<10> RESERVED

NB_CFG<11> RESERVED

Internal pull-ups

NB_CFG<13:12> 00 = Partial Clock Gating Disable
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation

NB_CFG<14> RESERVED

NB_CFG<15> RESERVED

14 NB_CFG<16>
Internal pull-up
NBCFG_DYN_ODT_DISABLE
R2085
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<16> High = Enabled
FSB Dynamic ODT Low = Disabled

NB_CFG<17> RESERVED

=PP3V3 S0 NB 14 19 20 63
NBCFG_VCC_1V5
R2058
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<18> High = 1.5V
VCC Select Low = 1.05V

14 NB_CFG<18>
Internal pull-down

=PP3V3 S0 NB 14 19 20 63
NBCFG_DMI_REVERSE
R2059
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<19> High = Reversed
DMI Lane Reversal Low = Normal

14 NB_CFG<19>
Internal pull-down

945 External Design Spec says reserved
NBCFG_SDVO_AND_PCIE
R2060
2.2K
5%
1/16W
MF-LF
2402

NB_CFG<20> High = Both active
PCIe Backward Interop. Mode Low = Only SDVO or PCIe x1

14 NB_CFG<20>
Internal pull-down

PROBABLY NOT NEEDED


NB Config Straps
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	20	104	



NOTE:
POR IS SMC WILL PUT LAN INT'F
INTO RESET STATE TO SAVE PWR.
INTEL CONFIRMS OK TO LEAVE PINS


NOTE: DDREQ HAS INTERNAL 11.5K PD


NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S


AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	INTERNAL 20K PD ONLY ENABLED IN S3COLD
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4	
SYNC_MASTER=M38	SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	21	104	








SB: 4 OF 4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	25	104	



RTC Battery Connector



518S0226


Signal	Resistor	Value
PCI_FRAME_L	R2623	8.2K
PCI_IRDY_L	R2624	8.2K
PCI_TRDY_L	R2625	8.2K
PCI_STOP_L	R2626	8.2K
PCI_SERR_L	R2627	8.2K
PCI_DEVSEL_L	R2628	8.2K
PCI_PERR_L	R2630	8.2K
PCI_LOCK_L	R2629	8.2K
PCI_REQ0_L	R2632	8.2K
PCI_REQ1_L	R2631	8.2K
PCI_REQ2_L	R2633	8.2K
PCI_REQ3_L	R2634	8.2K
INT_PIROA_L	R2637	8.2K
INT_PIROB_L	R2636	8.2K
INT_PIROC_L	R2638	8.2K
INT_PIROD_L	R2639	8.2K
SB_GPIO2	R2640	8.2K
SB_GPIO3	R2642	8.2K
SB_GPIO4	R2641	8.2K

SB RTC Crystal Circuit




This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.


Platform Reset Connections



Initial resistor values are based on CRB, but may change after characterization.



1G00 used as small & cheap inverter




SB Misc

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	26	104	




ICH7-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "B" SMBus Connections



SMC "Battery A" SMBus Connections



SMC "Battery B" SMBus Connections



M1 SMBus Connections
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	27		104

Page Notes


Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_SODIMMA_SCL
 - =I2C_SODIMMA_SDA

BOM options provided by this page:
 (NONE)


NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.

"Lower" (surface-mount) slot



DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	28	104	D

8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	30	104	

8

7

6

5

4

3

2

1

Page Notes


Power aliases required by this page:

- =PP5V_S0_MEMVTT
- =PP1V8_S0_MEMVTT
- =PP0V9_S0_MEMVTT_LDO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


DDR2 Vtt Regulator



If power inputs are not S0,
MEMVTT_EN can be used to
disable MEMVTT in sleep.
Okay to turn off 5V and
leave 1.8V powered in S3.

Memory Vtt Supply
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	31	104	



DDR2 Vref

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHOTS 32 OF 104	



(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

CRITICAL
Y3301
NEED TO CHECK CAP VALUE

(FROM ICH7 GPIO18 STPPCI*)
(FROM ICH7 GPIO20 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(GPU PCI-E 100 MHZ)

NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

(ICH7M DMI 100 MHZ)

(FOR PCI-E CARD)

(FROM ICH7 GPIO35 SIGNAL NAME WILL BE CHANGED TO SIO REMOVE 100M FROM SIGNAL NAME)

(GMCH G CLKIN 100 MHZ)

(FROM GMCH_CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(NOT USED)

(GIGA LAN PCI-E 100 MHZ)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM CPU VCORE PWR GOOD)

(ICH7M USB 48MHZ)

(ICH7M, SIO, LPC REF. 14.318MHZ)

FCTSEL	FCTSEL	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT	SST100MC_SST*
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	SPREAD	SPREAD	SRCT0	SRCC0
1	1	OFF	LOW	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM

* FOR EXT. GRAPHIC SYSTEM

CLOCKS

SYNC_MASTER=MS SYNC_DATE=10/12/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	33	104	



NOSTUFF R3450,R3451,R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
0	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
	0	1	1	200M
	1	0	0	100M
	1	0	1	333M
	1	1	0	400M
	1	1	1	RESERVED

NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

Clock Termination
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	34	104

8

7

6

5

4

3


2

1

D

D


TPM Crystal Circuit



C

C

SMC G3Hot Oscillator



B

B

A

A

Mobile Clocking

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 37 OF 104		
NONE			

8

7

6

5


4

3

2

1

IDE (ODD) Connector




- 21 SATA_A_R2D_C_P == TP SATA_A_R2DP
MAKE_BASE=TRUE
- 21 SATA_A_R2D_C_N == TP SATA_A_R2DN
MAKE_BASE=TRUE
- 21 SATA_A_D2R_P == TP SATA_A_D2RP
MAKE_BASE=TRUE
- 21 SATA_A_D2R_N == TP SATA_A_D2RN
MAKE_BASE=TRUE

21 SATA_RBIAS_P == SATA_RBIAS
21 SATA_RBIAS_N == SATA_RBIAS
MAKE_BASE=TRUE

Placement note
Place within 12.7mm
from ball of SB

PATA Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 38 OF 104		
NONE			



ETHERNET CONTROLLER		
SYNC_MASTER=M42	SYNC_DATE=10/12/2005	
NOTICE OF PROPRIETARY PROPERTY		
<small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</small>		
<small>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</small>		
<small>II NOT TO REPRODUCE OR COPY IT</small>		
<small>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</small>		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	41	104	

ELECTRICAL_CONSTRAINT_SET	NET TYPE	
	SPACING	PHYSICAL
PROVIDED	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
BY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
ETHERNET	ENETCONN	ENET_100D
	ENETCONN	ENET_100D
PHY	ENETCONN	ENET_100D
	ENETCONN	ENET_100D


Page Notes

Power aliases required by this page:
 - =PP2V5_ENET
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



Ethernet Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 42 OF 104		
NONE			

Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	3.3V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

When ENETPWR_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN_L	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	0V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	Hi-Z (2.5V OFF)	0V (1.2V OFF)

Yukon Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	43		104

PAGE NOTES

INPUT
=PP3V3_S0_FW - 3.3V POWER FOR FIREWIRE (MOBILE: OFF DURING SLEEP)
=PP3V3_S0_PCI - 3.3V POWER FOR PCI FIREWIRE (MOBILE: OFF DURING SLEEP)
PCI_GNT3_L - PCI GRANT FROM SB
PCI_CLK_FW - NEED TO REFERENCE TO ALIAS PAGE
PCI_RST_L - PCI RESET FROM SB
FW_PC0 - FIREWIRE POWER CLASS IDENTIFIER

INPUT/OUTPUT


PCI_AD<0..31>, PCI_C_BE_L<0..3>, PCI_FRAME_L, PCI_IRDY_L, PCI_TRDY_L,
PCI_DEVSEL_L, PCI_STOP_L, PCI_PAR, PCI_PERR_L, PCI_SERR_L
FW_A_TPA_P/N, FW_A_TPB_P/N, FW_A_TPBIAS - PORT 0 FIREWIRE DIFF PAIRS
FW_B_TPA_P/N, FW_B_TPB_P/N, FW_B_TPBIAS - PORT 1 FIREWIRE DIFF PAIRS
FW_C_TPA_P/N, FW_C_TPB_P/N, FW_C_TPBIAS - PORT 2 FIREWIRE DIFF PAIRS

OUTPUT

PCI_REQ3_L - PCI REQUEST TO SB
PM_CLKRUN_L - CLOCK-RUN PCI PROTOCOL
INT_PIROD_L - INTERRUPT TO SB
PCI_PME_FW_L - DEDICATED PME FOR FIREWIRE (SB GPIO1)

PAGE HISTORY

5/19/2005 - FIRST REVISION OF PAGE
6/22/2005 - REVISED FOR FW32306 ADDED
6/22/2005 - CHANGED INT_PIROD FROM ARCHITECTURAL DEFINITION
6/22/2005 - CHANGED INT_PIROD TO ARCHITECTURAL DEFINITION
6/22/2005 - CHANGED INT_PIROD TO ARCHITECTURAL DEFINITION
6/22/2005 - ADDED LINK_DOWN ON INT_PIROD AND REMOVED CONNECTION TO PLT_RST_L
6/22/2005 - REMOVED CONSTRAINT SETS AS THEY WILL BE MANAGED ON BOARD SIDE
6/22/2005 - CHANGED INT_PIROD FROM ARCHITECTURAL DEFINITION
6/22/2005 - REMOVED INT_PIROD FROM ARCHITECTURAL DEFINITION
7/26/2005 - BEING OUT PCI CONNECTION TO BE CONNECTED ON PORT PAGE
CONNECTED PIN E10 TO GND



FIREWIRE CONTROLLER

SYNC_MASTER=(M42) SYNC_DATE=08/29/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF. Values: D, 051-7099, D, NONE, 44 OF 104.



APPLE COMPUTER INC.


Page Notes

Power aliases required by this page:
 - =PPBUS_S0_FWPWSW (system supply for bus power)
 - =PP3V3_S0_FWPORTPWSW


Signal aliases required by this page:
 - =FWPWR_PWRON (see related text note below)

BOM options provided by this page:
 (NONE)

Port Power Switch



FireWire Port Current Sense



Enables port power when machine is running or on AC.

FireWire Port Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	45	104	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE	
	SPACING	PHYSICAL
PROVIDED	FW	FW_110D
BY	FW	FW_110D
PHY	FW	FW_110D
PAGE	FW	FW_110D

Page Notes

Power aliases required by this page:
 - =PPFW_PORT1
 - =PP3V3_S5_FWLATEVG
 - =GND_CHASSIS_FW_PORT1


Signal aliases required by this page:
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)



"Snapback" & "Late VG" Protection




2nd TPA/TPB pair unused


3rd TPA/TPB pair unused

- | | |
|--|--|
| FW_B_TPBIAS == NC FW_B_TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPBIAS == NC FW_C_TPBIAS
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPA_P == NC FW_B_TPAP
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPA_P == NC FW_C_TPAP
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPA_N == NC FW_B_TPAN
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPA_N == NC FW_C_TPAN
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPB_P == NC FW_B_TPBP
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPB_P == NC FW_C_TPBP
MAKE_BASE=TRUE
NO_TEST=YES |
| FW_B_TPB_N == NC FW_B_TPBN
MAKE_BASE=TRUE
NO_TEST=YES | FW_C_TPB_N == NC FW_C_TPBN
MAKE_BASE=TRUE
NO_TEST=YES |

FW Power Class Strap
 Single-port system sets PC=0



Late-VG Protection Power



FireWire Ports
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 46 OF 104		
NONE			

8

7

6

5

4

3


2

1

D

D


Top-Case Connector



C

C

Camera Connector



B

B

A

A

Internal USB Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 49 OF 104		
NONE			

8

7

6

5


4

3


2

1

Port Power Switch



Right USB Port




Place L5200, L5205 and L5206 across moat

External USB Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	52		104

Left I/O Board Connector



Left I/O Board Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 55 OF 104		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



PCI-E Connections
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	57	104	

8

7

6

5

4

3

2


1

UNUSED PINS HAVE THE FORMAT
 THEY ARE HERE BY SOFTWARE. THEY
 CAN BE LEFT NO-CONNECTED.

8		7		6		5		4		3		2		1	
23	PM LAN ENABLE	B12	P10	OMIT U5800 SMC_H8S2116 BGA (1 OF 4)		P60/KIN0*	L13	SMC PM G2 EN	OUT						
23	SMC_RSTGATE_L	C13	P11			P61/KIN1*	L14	SMC_ADAPTER_EN	OUT						
26	ALL_SYS_PWRGD	A15	P12			P62/KIN2*	L15	SPI_ARB	IN						
48	RSMRST_PWRGD	B14	P13			P63/KIN3*	K12	SPI_SCLK	IN						
23	SMC_SB_NMI	B15	P14			P64/KIN4*	K13	SPI_SI	OUT						
23	PM_RSMRST_L	C14	P15			P65/KIN5*	K14	SPI_SO	IN						
57	IMVP_VR_ON	D12	P16			P66/IRQ6*/KIN6*	J12	SMC_PROCHOT_3_3	L						
23	PM_PWRBTN_L	C15	P17			P67/IRQ7*/KIN7*	J13	SMC_CPU_INIT_3_3	L						
48	SMC_P20	D13	P20			P70/AN0	N12	SMC_CPU_ISENSE	IN						
48	SMC_P21	D14	P21			P71/AN1	R13	SMC_CPU_VSENSE	IN						
48	SMC_P22	D15	P22			P72/AN2	P13	SMC_GPU_ISENSE	IN						
48	SMC_P23	E12	P23			P73/AN3	R14	SMC_GPU_VSENSE	IN						
48 49 5	SMC_BATT_TRICKLE_EN	E14	P24			P74/AN4	P14	SMC_DCIN_ISENSE	IN						
48 49 5	SMC_BATT_CHG_EN	E15	P25			P75/AN5	R15	SMC_PBUS_VSENSE	IN						
48	SMC_P26	E13	P26			P76/AN6	N13	SMC_BATT_ISENSE	IN						
48	SMC_P27	F14	P27			P77/AN7	P15	SMC_FWIRE_ISENSE	IN						
56 49 21 5	LPC_AD<0>	D9	P30/LAD0			P80/PME*	C7	SMC_WAKE_SCI_L	IN						
56 49 21 5	LPC_AD<1>	C9	P31/LAD1			P81/GA20	A7	SMC_TPM_GPIO	IO						
56 49 21 5	LPC_AD<2>	A9	P32/LAD2			P82/CLKRUN*	B7	PM_CLKRUN_L	IO						
56 49 21 5	LPC_AD<3>	B9	P33/LAD3			P83/LPCPD*	D6	PM_SUS_STAT_L	IO						
56 49 21 5	LPC_FRAME_L	D8	P34/LFRAME*			P84/IRQ3*/TXD1	C6	SC_TX_L	OUT						
26	SMC_LRESET_L	C8	P35/LRESET*			P85/IRQ4*/RXD1	A6	SC_RX_L	OUT						
36	PCI_CLK_SMC	A8	P36/LCLK			P86/IRQ5*/SCK1/SCL1	B6	SMC_BSB_CLK	IO						
56 49 23 5	INT_SERIRQ	D7	P37/SERIRQ			P90/IRQ2*	K4	SMC_ONOFF_L	IN						
48	SMC_XDP_TMS	A5	P40/TMIO			P91/IRQ1*	J2	SMC_BC_ACOK	IN						
48	SMC_SYS_LED_16B	B5	P41/TMO0			P92/IRQ0*	J1	SMC_BS_ALERT_L	IN						
27	SMB_BSB_DATA	D5	P42/SDA1			P93/IRQ12*	J3	PM_SLP_S3_L	IN						
48	SMC_TPM_PP	C3	P43/TM11/EXSCK1			P94/IRQ13*	J4	PM_SLP_S4_L	IN						
48	SMC_XDP_TRST_L	B1	P44/TM01			P95/IRQ14*	H2	PM_SLP_S5_L	IN						
48	SMC_XDP_TCK	C2	P45			P96/EXCL	H1	SMC_SUS_CLK	IN						
48	SMC_SYS_LED	D3	P46/PWX0/PWM0			P97/IRQ15*/SDA0	G2	SMB_0_S0_DATA	IO						
53	SMC_SYS_KBDLED	C1	P47/PWX1/PWM1												
49 48 5	SMC_TX_L	G1	P50												
49 48 5	SMC_RX_L	G4	P51												
27	SMB_0_S0_CLK	F2	P52/SCL0												

8		7		6		5		4		3		2		1	
21	SMC_RCIN_L	R3	PA0/KIN8*/PA2CC	OMIT U5800 SMC_H8S2116 BGA (2 OF 4)		PE0	M3	SMC_CASE_OPEN	IN						
49 22 5	BOOT_LPC_SPI_L	P3	PA1/KIN9*/PA2DD			PE1*/ETCK	M2	SMC_TCK	IN						
26 23 5	PM_SYSRST_L	R2	PA2/KIN10*/PS2AC			PE2*/ETDI	M1	SMC_TDI	IN						
56 48	SMC_TPM_RESET_L	N3	PA3/KIN11*/PS2AC			PE3*/ETDO	L4	SMC_TDO	OUT						
14	PM_EXTTLS_L	R1	PA4/KIN12*/PS2BC			PE4*/ETMS	L2	SMC_TMS	IN						
23	PM_THRM_L	N2	PA5/KIN13*/PS2BD			PF0/IRQ8*/PWM2	M7	SMC_PF0	48						
45	SYS_ONEWIRE	M4	PA6/KIN14*/PS2CC			PF1/IRQ9*/PWM3	P6	SMC_PF1	48						
23	PM_BATLOW_L	N1	PA7/KIN15*/PS2CD			PF2/IRQ10*/TMOY	R6	SMC_LID	IN						
23	SMC_EXTSMI_L	B10	PB0/LSMI*			PF3/IRQ11*/TMOX	N6	SMC_CPU_RESET_3_3	L						
23	SMC_RUNTIME_SCI_L	A10	PB1/LSCI			PF4/PWM4	M6	SMC_BATT_ISET	OUT						
36	SMC_ODD_DETECT	D10	PB2			PF5/PWM5	R5	SMC_BATT_VSET	OUT						
5	ISENSE_CAL_EN	A11	PB3			PF6/PWM6	P5	SMC_SYS_ISET	OUT						
48 45 5	SMC_EXCARD_CP	B11	PB4			PF7/PWM7	N5	SMC_SYS_VSET	OUT						
45 5	SMC_EXCARD_PWR_EN	C11	PB5			PG0/EXIRQ8*/TMIX	P9	SPI_CE_L	IN						
45 5	SMC_EXCARD_OC_L	A12	PB6			PG1/EXIRQ9*/TMIX	R9	SMC_XDP_TCK_3_3	IN						
48	SMC_XDP_TDO_3_3	D11	PB7			PG2/EXIRQ10*/SDA2	N9	SMB_BSA_DATA	IN						
54	SMC_FAN_0_CTL	G14	PC0/TIOCA0/WUE8*			PG3/EXIRQ11*/SCL2	P8	SMB_BSA_CLK	IN						
54	SMC_FAN_1_CTL	G15	PC1/TIOCB0/WUE9*			PG4/EXIRQ12*/EXSDAA	R8	SMB_A_S3_DATA	IN						
54	SMC_FAN_2_CTL	G13	PC2/TIOCC0/TCLKA/WUE10*			PG5/EXIRQ13*/EXSCLA	M8	SMB_A_S3_CLK	IN						
54	SMC_FAN_3_CTL	G12	PC3/TIOCD0/TCLKB/WUE11*			PG6/EXIRQ14*/EXSDAB	P7	SMB_B_S0_DATA	IN						
54	SMC_FAN_0_TACH	H14	PC4/TIOCA1/WUE12*			PG7/EXIRQ15*/EXSCLB	R7	SMB_B_S0_CLK	IN						
54	SMC_FAN_1_TACH	H15	PC5/TIOCB1/TCLKC/WUE13*			PH0/EXIRQ6*	E1	SMC_PROCHOT	OUT						
48	SMC_FAN_2_TACH	H13	PC6/TIOCA2/WUE14*			PH1/EXIRQ7*	F3	SMC_THRMTRIP	OUT						
48	SMC_FAN_3_TACH	H12	PC7/TIOCB2/TCLKD/WUE15*			PH2/FWE	K2	SMC_FWE	IN						
55	SMS_X_AXIS	M11	PD0/AN8			PH3/EXEXCL	C4	ALS_GAIN	OUT						
55	SMS_Y_AXIS	P11	PD1/AN9												
55	SMS_Z_AXIS	R11	PD2/AN10												
48	SMC_ANALOG_ID	N11	PD3/AN11												
48	SMC_NB_ISENSE	P10	PD4/AN12												
48	SMC_MEM_ISENSE	R10	PD5/AN13												
53	ALS_LEFT	N10	PD6/AN14												
53	ALS_RIGHT	M10	PD7/AN15												

8		7		6		5		4		3		2		1	
G3	NC0	NC12	E15												
H3	NC1	NC13	A14												
K3	NC2	NC14	C12												
L3	NC3	NC15	C10												
N4	NC4	NC16	C5												
M5	NC5	NC17	A3												
N7	NC6	NC18	B8												
M12	NC7	NC19	E4												
M13	NC8	NC20	H4												
L12	NC9	NC21	M9												
K15	NC10	NC22	N8												
J14	NC11														



SMC

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	58	104	

SMC Reset Button / Brownout Detect




Silk: "SMC_RST"

SMC Crystal Circuit




Debug Power Button




Silk: "PWR BTN"

SMC AVREF Supply




- SMC_CPU_INIT_3_3_L = FWH_INIT_L
- SMC_NB_ISENSE = SMC_PIV05S0_ISENSE
- SMC_MEM_ISENSE = SMC_PIV8S3_ISENSE
- PM_EXTTTS_L = DIMM_OVERTEMP_L
- SMC_SYS_LED = TP_SMC_SYS_LED
- SMC_ANALOG_ID = TP_SMC_ANALOG_ID
- SMC_BATT_VSET = TP_SMC_BATT_VSET
- SMC_SYS_VSET = TP_SMC_SYS_VSET
- SMC_FAN_2_CTL = TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH = TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL = TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH = TP_SMC_FAN_3_TACH
- SMC_XDP_TCK = TP_SMC_XDP_TCK
- SMC_XDP_TDO_L = TP_SMC_XDP_TDO_L
- SMC_XDP_TMS = TP_SMC_XDP_TMS
- SMC_XDP_TRST_L = TP_SMC_XDP_TRST_L
- SMC_P20 = TP_SMC_P20
- SMC_P21 = TP_SMC_P21
- SMC_P22 = TP_SMC_P22
- SMC_P23 = TP_SMC_P23
- SMC_P26 = TP_SMC_P26
- SMC_P27 = TP_SMC_P27
- SMC_PF0 = TP_SMC_PF0
- SMC_PF1 = TP_SMC_PF1


SMC 1.05V to 3.3V Level Shifting



SMC 3.3V to 1.05V Level Shifting




System (Sleep) LED Circuit



SMC PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation




- SMC_TPM_GPIO1 = TPM_GPIO1
- SMC_TPM_GPIO2 = TPM_GPIO2
- SMC_TPM_PP = TPM_PP
- SC_RX_L = SMC_RX_L
- SC_TX_L = SMC_TX_L
- SMC_EXCARD_OC_L = EXCARD_OC_L

- PP3V3_S5_SMC
- PP3V3_S3_TPM
- PP3V3_S3_SMS
- SMS_INT_L = R5930
- SMC_TPM_RESET_L = R5931
- SMC_ONOFF_L = R5932
- SMC_LID = R5933
- SMC_FWE = R5934
- SMC_TX_L = R5935
- SMC_RX_L = R5936
- ONEWIRE_PU = R5937
- SMC_BS_ALRT_L = R5938
- SMC_TMS = R5939
- SMC_TDO = R5940
- SMC_TDI = R5941
- SMC_TCK = R5942
- SMC_CPU_RESET_3_3_L = R5980
- SMC_XDP_TCK_3_3 = R5981
- SMC_XDP_TDO_3_3 = R5982
- SMC_BATT_TRICKLE_EN_L = R5943
- SMC_BATT_CHG_EN = R5944
- SMC_ADAPTER_EN = R5945
- SMC_CASE_OPEN = R5946
- SMC_BC_ACOK = R5947
- SMC_EXCARD_CP = R5948
- PM_SUS_STAT_L = R5983
- PM_SLP_S5_L = R5984

SMC Support
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	59	104	



LPC+ Debug Connector

SYNC_MASTER=M42 SYNC_DATE=07/20/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHEET 60	OF 104

GPU / Heat Pipe Thermal Sensor




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,0,1/16W,0402	C6120		HSTHMSNS_NOT

Right-Side/Fin Stack Thermal Sensor




CPU Back-Up Thermal Diode




Thermal Sensors	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-7099	REV.: D
	SCALE: NONE	SHEET: 61 OF 104	


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




FireWire Current Sense Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.8V S3 (Memory) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	62 OF 104




R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)
 R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM


SPI BOOTROM
 SYNC_MASTER=MS SYNC_DATE=11/16/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	63		104


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	64	104	



Fan Connectors


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	65		104



Desired orientation when placed on board top-side: Desired orientation when placed on board bottom-side:



M1 placement: Bottom-side


Sudden Motion Sensor (SMS)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	66		104




LAYOUT NOTE:
PLACE WHERE ACCESSIBLE

LAYOUT NOTE:
PLACE R6702-03 WHERE ACCESSIBLE

NOTE:
SINCE CURRENT OF VSB IS NOT YET ON SPEC,
1/8W (R6704/R6705) IS USED FOR NOW

TPM	
SYNC_MASTER=M38	SYNC_DATE=11/16/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	67		104



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

CPU VCore Current Sense

$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$
 $V_{offset} = (V_{drp_offset} * K_{droop}) + V_{amp_offset}$
 $Gain = R_c / (R_a + R_b)$
 $V_{offset \text{ worst-case}} \sim 2.3\text{mV} (+/- \sim 1\text{A offset})$
 $V_{out @ 36A} = 2.44\text{V} - 2.60\text{V}$


IMVP6 CPU VCore Regulator

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7099	REV. D
	SCALE NONE	SHT 75 OF 104	




Connect to RUNSS pins to control outputs.
 If unconnected, powers up with VIN.
 NOTE: Be aware of pull-ups to VIN on these signals.

5V S3 FET



5V S0 FET




5V / 1.5V Power Supply


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 76 OF 104		
NONE			


2.5V S3 Regulator




2.5V S0 FET



1.2V S3 Regulator



1.2V S0 FET



2.5V & 1.2V Regulators

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 77 OF 104		
NONE			



1.8V S3 Current Sense

Placement Note:
Keep C7890, R7890,
R7894 and R7897
close to inductor



$$V_{out} = 0.6V * (1 + R_a / R_b)$$

V_{out} = 1.83V
17A max output
(Q7820 limit)

1.8V S0 FET

1.8V Supply		
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	78	104	




3.3V / 1.05V Power Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 79 OF 104		
NONE			


Power Control Signals



3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0



1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




Unused PGOOD Signals

=P5VP1V5_PG0OD	=TP_P5V_P1V5_PG0OD
=P1V8S3_PG0OD	=TP_P1V8S3_PG0OD
	=MAKE_BASE=TRUE
	=MAKE_BASE=TRUE

Other S0 Rails PWRGD Circuit

Reports when 5V S0, 3.3V S0, 2.5V S0, 1.8V S0, 1.2V S0 and 0.9V S0 are in regulation




3.3V G3Hot Supply & Power Control

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	REV.
NONE	80	104	



8

7

6

5

4

3


2

1

D

D


Left I/O Power Connector



C

C

Battery Connector (Digital Signals)



B

B

A

A

PBus-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	82		104

8

7

6

5

4

3

2

1



Pin	Signal	Capacitor	Value	Internal Pin	Internal Signal
13	PEG_R2D_C_P<0>	C8420	0.1uF	AJ31	PCIE_RX0P
13	PEG_R2D_C_N<0>	C8421	0.1uF	AH31	PCIE_RX0N
13	PEG_R2D_C_P<1>	C8422	0.1uF	AH30	PCIE_RX1P
13	PEG_R2D_C_N<1>	C8423	0.1uF	AG30	PCIE_RX1N
13	PEG_R2D_C_P<2>	C8424	0.1uF	AG32	PCIE_RX2P
13	PEG_R2D_C_N<2>	C8425	0.1uF	AF32	PCIE_RX2N
13	PEG_R2D_C_P<3>	C8426	0.1uF	AE31	PCIE_RX3P
13	PEG_R2D_C_N<3>	C8427	0.1uF	AE31	PCIE_RX3N
13	PEG_R2D_C_P<4>	C8428	0.1uF	AE30	PCIE_RX4P
13	PEG_R2D_C_N<4>	C8429	0.1uF	AD30	PCIE_RX4N
13	PEG_R2D_C_P<5>	C8430	0.1uF	AD32	PCIE_RX5P
13	PEG_R2D_C_N<5>	C8431	0.1uF	AC32	PCIE_RX5N
13	PEG_R2D_C_P<6>	C8432	0.1uF	AC31	PCIE_RX6P
13	PEG_R2D_C_N<6>	C8433	0.1uF	AB31	PCIE_RX6N
13	PEG_R2D_C_P<7>	C8434	0.1uF	AB30	PCIE_RX7P
13	PEG_R2D_C_N<7>	C8435	0.1uF	AA30	PCIE_RX7N
13	PEG_R2D_C_P<8>	C8436	0.1uF	AA32	PCIE_RX8P
13	PEG_R2D_C_N<8>	C8437	0.1uF	Y32	PCIE_RX8N
13	PEG_R2D_C_P<9>	C8438	0.1uF	Y31	PCIE_RX9P
13	PEG_R2D_C_N<9>	C8439	0.1uF	W31	PCIE_RX9N
13	PEG_R2D_C_P<10>	C8440	0.1uF	W30	PCIE_RX10P
13	PEG_R2D_C_N<10>	C8441	0.1uF	V30	PCIE_RX10N
13	PEG_R2D_C_P<11>	C8442	0.1uF	V32	PCIE_RX11P
13	PEG_R2D_C_N<11>	C8443	0.1uF	U32	PCIE_RX11N
13	PEG_R2D_C_P<12>	C8444	0.1uF	U31	PCIE_RX12P
13	PEG_R2D_C_N<12>	C8445	0.1uF	T31	PCIE_RX12N
13	PEG_R2D_C_P<13>	C8446	0.1uF	T30	PCIE_RX13P
13	PEG_R2D_C_N<13>	C8447	0.1uF	R30	PCIE_RX13N
13	PEG_R2D_C_P<14>	C8448	0.1uF	R32	PCIE_RX14P
13	PEG_R2D_C_N<14>	C8449	0.1uF	P32	PCIE_RX14N
13	PEG_R2D_C_P<15>	C8450	0.1uF	P31	PCIE_RX15P
13	PEG_R2D_C_N<15>	C8451	0.1uF	N31	PCIE_RX15N
14	PEG_CLK100M_GPU_P			AL28	PCIE_REFLCKP
14	PEG_CLK100M_GPU_N			AK28	PCIE_REFLCKN
26	PEG_RESET_L			AG24	PERST*
				AF24	PERST* MASK
				NC AA24	PCIE_TEST

ATI M56 PCI-E

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	84 OF 104

GPU VCore Current Sense

GPU VCore Supply



Placement Note:
 Keep C8590, R8590, R8594 and R8597 close to inductor

Vout = 1.10V / 0.95V
 17A max output
 (Q8520 limit)


Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC to BBP pins.
 NOTE: BBP tracks VDDC based on GPU voltage GPIO.

$$V_{out}(\text{low}) = 0.6V * (1 + R_a / R_b)$$

$$V_{out}(\text{high}) = 0.6V * (1 + R_a / R_{eq})$$

$$R_{eq} = R_b || R_c$$




$$V_{out}(\text{low}) = 0.59V * (1 + R_a/R_b)$$

$$V_{out}(\text{high}) = 0.59V * (1 + R_a/R_{eq})$$


$$R_{eq} = R_b || R_c$$

Pull-up voltage must be high enough to satisfy BBP FET Vgs (where Vs = 1.2V)
 SI3446DV max Vgs is 1.6V
 Vin must be > 2.8V



Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



Vout = -Vin * Rb / Ra
 Recommended values:
 Ra = Vin / 50 uA
 Rb = -Vout / 50 uA

Vout = -0.55V
 125mA max output
 (Regulator limit)

GPU (M56) Core Supplies

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 85 OF 104		
NONE			

Page Notes

Power aliases required by this page:

- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

8 7 6 5 4 3 2 1

D

D

C

C

B

B


A

A

72 63 51 =PPVCORE_S0_GPU 14.2A @ 445/452MHz Core/Mem Clk for VDDC+VDDCI

63 =PPBB_S0_GPU 100mA (Preliminary)

63 =PP1V8R2V0_S0_FB_GPU 2.0A @ 500MHz 1.8V GDDR3



ATI M56 Core Power
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	86 OF 104


8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:
- =PP1V8R2V0_S0_FB_GPU

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
(NONE)



ATI M56 Frame Buffer I/F
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7099	D
SCALE	SHT	OF
NONE	87	104



ROMCFGID[3..0]
 0000 = 128MB
 0010 = 256MB
 0100 = 64MB
 0110 = Reserved

GPU GPIO	Signal	Component	Value	Notes
GPU_GPIO_0	IPD	R8800	10K	
GPU_GPIO_1	IPD	R8801	10K	
GPU_GPIO_2	VDD_VCL	R8802	10K	
GPU_GPIO_3	TESTIN[3]	R8803	10K	
GPU_GPIO_4	IPD	R8804	10K	
GPU_GPIO_5	TESTIN[5]	R8805	10K	
GPU_GPIO_6	TESTIN[6]	R8806	10K	
GPU_GPIO_7	ENA_BL	R8807	10K	
GPU_GPIO_8	ROMSO	R8808	10K	
GPU_GPIO_9	IPD	R8809	10K	
GPU_GPIO_10	ROMSCK	R8810	10K	
GPU_GPIO_11	IPD	R8811	10K	
GPU_GPIO_12	IPD	R8812	10K	
GPU_GPIO_13	IPD	R8813	10K	
GPU_GPIO_14	TESTIN[8]	R8814	10K	
GPU_GPIO_15	PWRCNTL	R8815	10K	
GPU_GPIO_16	SS_IN	R8816	10K	
GPU_GPIO_17	Thm Mon Int	R8817	10K	
GPU_GPIO_18	NC GPU GPIO 18	R8818	10K	
GPU_GPIO_19	NC GPU GPIO 19	R8819	10K	
GPU_GPIO_20	NC GPU GPIO 20	R8820	10K	
GPU_GPIO_21	NC GPU GPIO 21	R8821	10K	
GPU_GPIO_22	NC GPU GPIO 22	R8822	10K	
GPU_GPIO_23	NC GPU GPIO 23	R8823	10K	
GPU_GPIO_24	GPU MEM 256M	R8824	10K	
GPU_GPIO_25	NC GPU GPIO 25	R8825	10K	
GPU_GPIO_26	NC GPU GPIO 26	R8826	10K	
GPU_GPIO_27	GPU MEMID	R8827	10K	
GPU_GPIO_28	NC GPU GPIO 28	R8828	10K	
GPU_GPIO_29	NC GPU GPIO 29	R8829	10K	
GPU_GPIO_30	NC GPU GPIO 30	R8830	10K	
GPU_GPIO_31	NC GPU GPIO 31	R8831	10K	
GPU_GPIO_32	NC GPU GPIO 32	R8832	10K	
GPU_GPIO_33	NC GPU GPIO 33	R8833	10K	
GPU_GPIO_34	NC GPU GPIO 34	R8834	10K	

Renamed signals


GPU_CLK27M	GPU_XTALIN
NC GPU_XTALOUT	GPU_XTALOUT
NC ATI_ROMCS_L	TP_ATI_ROMCS_L
NC_FB_A_MA12	TP_FB_A_MA12
NC_FB_B_MA12	TP_FB_B_MA12
NC_GPU_GENERICA	GPU_GENERICA
NC_GPU_GENERICB	GPU_GENERICB
NC_GPU_GENERICC	GPU_GENERICC
NC_GPU_VGA_R	GPU_VGA_R
NC_GPU_VGA_G	GPU_VGA_G
NC_GPU_VGA_B	GPU_VGA_B
TP_GPU_VGA_HSYNC	GPU_VGA_HSYNC
TP_GPU_VGA_VSYNC	GPU_VGA_VSYNC
NC_GPU_TV_Y	GPU_TV_Y
NC_GPU_TV_C	GPU_TV_C
NC_GPU_TV_COMP	GPU_TV_COMP
NC_LVDS_U_DATAP<3>	LVDS_U_DATA_P<3>
NC_LVDS_U_DATAN<3>	LVDS_U_DATA_N<3>
NC_LVDS_L_DATAP<3>	LVDS_L_DATA_P<3>
NC_LVDS_L_DATAN<3>	LVDS_L_DATA_N<3>
NC_ATI_DVPCLK	ATI_DVPCLK
NC_ATI_DVPCNTL<2..0>	ATI_DVPCNTL<2..0>
NC_ATI_DVPPDATA<15..0>	ATI_DVPPDATA<15..0>

Unused signals

Required for debug access

TP_ATI_DVPPDATA<23..16> = ATI_DVPPDATA<23..16>

Also required: GPIO10 - GPIO13



GPU Straps

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	88	104	

Power aliases required by this page:
- =PPIV8_S0_FB_VDD
- =PPIV8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)




NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

GDDR3 Frame Buffer A
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:
 - =PPIV8_S0_FB_VDD
 - =PPIV8_S0_FB_VDDQ

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



GDDR3 Frame Buffer B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	NONE	SHT	90 OF 104

Page Notes



Power aliases required by this page:

- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
(NONE)



GENERAL PURPOSE I/O	
GPIO_0	AD4
GPIO_1	AD2
GPIO_2	AD1
GPIO_3	AD3
GPIO_4	AC1
GPIO_5	AC2
GPIO_6	AC3
GPIO_7	AB2
GPIO_8	AB6
GPIO_9	AC5
GPIO_10	AC4
GPIO_11	AB3
GPIO_12	AB4
GPIO_13	AB5
GPIO_14	AD5
GPIO_15	AB8
GPIO_16	AB8
GPIO_17	AB7

GENERAL PURPOSE I/O	
GPU_GPIO_0	AE13
GPU_GPIO_1	AF13
GPU_GPIO_2	AF9
GPU_GPIO_3	AG7
GPU_GPIO_4	AE10
GPU_GPIO_5	AE9
GPU_GPIO_6	AF7
GPU_GPIO_7	AF8
GPU_GPIO_8	AF10
GPU_GPIO_9	AG10
GPU_GPIO_10	AH9
GPU_GPIO_11	AJ8
GPU_GPIO_12	AH8
GPU_GPIO_13	AG9
GPU_GPIO_14	AH7
GPU_GPIO_15	AG8

GENERAL PURPOSE I/O	
GPU_GENERICA	AK22
GPU_GENERICB	AF23
GPU_GENERICC	AE23
GPU_GENERICD	AD23

GENERAL PURPOSE I/O	
GPU_DIGON	AE11
GPU_VARY_BL	AD12

GENERAL PURPOSE I/O	
ATI_DVPCLK	AG1
ATI_DVPCNTL<0>	AF2
ATI_DVPCNTL<1>	AF1
ATI_DVPCNTL<2>	AF3
ATI_DVPDATA<0>	AG2
ATI_DVPDATA<1>	AG3
ATI_DVPDATA<2>	AH2
ATI_DVPDATA<3>	AH3
ATI_DVPDATA<4>	AJ2
ATI_DVPDATA<5>	AJ1
ATI_DVPDATA<6>	AK2
ATI_DVPDATA<7>	AK1
ATI_DVPDATA<8>	AL3
ATI_DVPDATA<9>	AL2
ATI_DVPDATA<10>	AL3
ATI_DVPDATA<11>	AM3
ATI_DVPDATA<12>	AE6
ATI_DVPDATA<13>	AF4
ATI_DVPDATA<14>	AF5
ATI_DVPDATA<15>	AG4
ATI_DVPDATA<16>	AJ3
ATI_DVPDATA<17>	AH4
ATI_DVPDATA<18>	AJ4
ATI_DVPDATA<19>	AG5
ATI_DVPDATA<20>	AH5
ATI_DVPDATA<21>	AF6
ATI_DVPDATA<22>	AE7
ATI_DVPDATA<23>	AG6

GENERAL PURPOSE I/O	
ATI_TDIODE_P	AG12
ATI_TDIODE_N	AH12
TP_ATI_ROMCS_L	AC7
ATI_TESTEN	AG22

ATI M56 GPIO/DVO/Misc
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	91	104	


Page Notes

Power aliases required by this page:
 - =PP2V5_S0_GPU
 - =PP1V8R2V5_S0_GPU_LVDDR

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Sum of peak currents on this page: 605mA



Composite/s-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb

ATI M56 Video Interfaces

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	93	104	

LCD (LVDS) INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	
	VGA	VGA	GPU_R2 73 75
	VGA	VGA	GPU_G2 73 75
	VGA	VGA	GPU_B2 73 75
	LVDS	LVDS	LVDS_U_CLK_P 73 77
	LVDS	LVDS	LVDS_U_CLK_N 73 77
	LVDS	LVDS	LVDS_U_DATA_P<2..0> 73 77
	LVDS	LVDS	LVDS_U_DATA_N<2..0> 73 77
	LVDS	LVDS	LVDS_L_CLK_P 73 77
	LVDS	LVDS	LVDS_L_CLK_N 73 77
	LVDS	LVDS	LVDS_L_DATA_P<2..0> 73 77
	LVDS	LVDS	LVDS_L_DATA_N<2..0> 73 77
	LVDS	LVDS	LVDS_U_CLK_CONN_P 74 77
	LVDS	LVDS	LVDS_U_CLK_CONN_N 74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0> 74 77
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0> 74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_P 74 77
	LVDS	LVDS	LVDS_L_CLK_CONN_N 74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0> 74 77
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0> 74 77
	TMDS	TMDS	TMDS_CLK_P 73 75 79
	TMDS	TMDS	TMDS_CLK_N 73 75 79
	TMDS	TMDS	TMDS_DATA_P<5..3> 73 75 79
	TMDS	TMDS	TMDS_DATA_N<5..3> 73 75 79
	TMDS	TMDS	TMDS_DATA_P<2..0> 73 75 79
	TMDS	TMDS	TMDS_DATA_N<2..0> 73 75 79



INVERTER INTERFACE



Internal Display Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT 94 OF 104		
NONE			

TMDS Filtering

Place series R's and common-mode filtering close to GPU, common mode chokes near connector.




VGA SYNC BUFFERS



PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

ANALOG FILTERING


PLACE CLOSE TO CONNECTOR



DVI INTERFACE


DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)



Isolation required for DVI power switch

3V LEVEL SHIFTERS



External Display Connector

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	97		

8

7

6

5

4

3


2

1

D

D


Left ALS Connector



C

C

Bluetooth (M13P), IR & SATA HDD Flex Connector



B

B

NOTE: _UF_ nets cross DDR2 signals and pick up significant noise. Common-mode chokes are to remove this noise from SATA signals.

A

A

M1 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	
NONE	98	104	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.



LVDS Interface Pull-downs


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT	OF	104
NONE	99		

8	7	6	5	4	3	2	1
DMS Release #03000 (RFA #394758) 2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part. 2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes. Changes from Proto Branch (DMS Release #04000): 2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part. 2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply. 2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs. 2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector. 2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only. 2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only. 2005/08/27 - 4225433 - Changed PBUS voltage sense circuit. 2005/08/28 - 4217535 - Added Left ALS FFC connector. 2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2. 2005/08/28 - 4235203 - Changed BOM settings to stuff R2251. 2005/08/28 - 4217524 - Added LEFT ALS connector (J6430). 2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts. 2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#). 2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5. 2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit. 2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3. 2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin. 2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B. 2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194. 2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on. 2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach. 2005/08/28 - 4227323 - Repinned Top-Case Flex connector. DMS Checkin #04001 2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part. 2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs. 2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K. 2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5. 2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD. 2005/08/29 - 4227336 - Changed Y5920 to 197S0169. 2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21). 2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22). 2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23). 2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states. 2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58). 2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue. DMS Checkin #04002 2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit. 2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector. 2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint. 2005/08/31 - 4227328 - Added ESD protection diode on right USB port. 2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds. 2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K. 2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps. DMS Checkin #04003 2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex. 2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500. 2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets. 2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps. 2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO. 2005/08/31 - 4240486 - Power line width & neck reductions at PCB request. 2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector. DMS Checkin #04004 2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection. DMS Checkin #04005 2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB. 2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values. 2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU. 2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371. DMS Checkin #04006 2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page. 2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot. 2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence. 2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K. 2005/09/03 - 4232534 - Added notes for power supplies and connectors. DMS Checkin #04007 2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC. 2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request. 2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s. DMS Release #05000-07000 (Proto 2 releases) 2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests. 2005/09/08 - 4248911 - Sync with M38 & M42. 2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package. 2005/09/08 - 4229560 - First implementation of Physical Security Guidelines. 2005/09/16 - 4256660 - Updated FUNC TEST property for merged PBUS. 2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security. 2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request. 2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse. 2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library). 2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number. 2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply. 2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library). 2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch. 2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.		DMS Checkin #07001 2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins. 2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L. 2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part. 2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector. 2005/09/30 - 4282162 - Changed GPU BBN supply to MAX1673. 2005/09/30 - 4248911 - Sync with M38 & M42. 2005/09/30 - 4282349 - Added CRITICAL flags to parts identified in scrub. 2005/09/30 - 4274915 - C1001 stuffing change from Proto 2 MLB branch. DMS Checkin #07002 2005/10/04 - 4256409 - Changed fan CTL series R's to 2N7002 level-shifter. 2005/10/04 - 4261313 - Deleted placeholder connector, grew HDD connector for IR. 2005/10/04 - 4281394 - BOM option change to stuff right USB ESD protection part. 2005/10/06 - 4227330 - Added ESD protection on top-case USB port. 2005/10/07 - 4286888 - BOM restructuring per EVT build plan. 2005/10/07 - 4292633 - Changed IMVP6 10K NTC from 10% to 5% part. 2005/10/07 - 4248911 - Sync with M38 & M42. DMS Checkin #07003 2005/10/08 - 4214493 - Simplified FireWire port power circuit for BOM consolidation. 2005/10/08 - 4293072 - Various BOM / connection changes at IMVP6 (CPU VCore). 2005/10/08 - 4286729 - Changed value of TPM Xtal caps. 2005/10/08 - 4290735 - Swapped trackpad & PCIE Mini Card USB connections. 2005/10/09 - 4235898 - Part moves & refdes changes to support sync with M9. 2005/10/09 - 4214494 - Changed GPU VCore supply enable to use 1.2V/2.5V S3 PGOODs. 2005/10/09 - 4272237 - Changed 2.5V S0 FET RC to 100K to slow down turn-on. DMS Checkin #07004 2005/10/10 - 4232826 - Swapped Vtt RPAK functions to optimize layout. 2005/10/10 - 4247941 - Net property updates found via back-annotation. DMS Checkin #07005 2005/10/10 - 4229560 - Removed Physical Security circuitry. 2005/10/10 - 4214493 - Cost reductions to GPU power supply circuitry. 2005/10/10 - 4214847 - Changed 0-ohm resistor to solder jumper. 2005/10/10 - 4248911 - Sync with M38 & M42. 2005/10/10 - 4295280 - Changed sleep LED connection per new SMC ERS. DMS Checkin #07006 2005/10/11 - 4261313 - Updated SATA connector pinout to match latest flex. 2005/10/11 - 4227308 - Deleted unnecessary MCH TVDAC filtering. 2005/10/11 - 4229560 - Changed SB GNT3#/GNT4# back to test points. 2005/10/12 - 4248911 - Sync with M38 & M42. 2005/10/12 - 4298899 - Changed stuffing option to disable PLT_RST gating. 2005/10/12 - 4297684 - Split FW323 VSSA from VSS to reduce noise. 2005/10/12 - 4223808 - Power supply changes per vendor feedback. 2005/10/12 - 4227320 - Updated SB pin name for GPIO 5 (ODD_PWR_EN_L). 2005/10/12 - 4244539 - Retasked FET to control 3.3V S0 FET from GPU VCore PGOOD. 2005/10/12 - 4247941 - Added properties to resolve a PCB constraint issue. 2005/10/12 - 4214493 - Consolidated 0.22uF caps in design. 2005/10/12 - 4298905 - Changed ethernet VMAIN_AVLBL connection. 2005/10/12 - 4298943 - Replaced last remaining non-RoHS compliant connector. 2005/10/12 - 4214494 - Implemented circuit to power down ethernet in S3 on battery. DMS Checkin #07007 2005/10/13 - 4247941 - Swapped pins at trackpad ESD protection diode. DMS Checkin #07008 2005/10/13 - 4247941 - Unswapped pins at trackpad ESD protection diode. DMS Checkin #07009 2005/10/13 - 4247941 - Removed NO_TEST properties from CPU FSB strobe signals. 2005/10/13 - 4247941 - Spacing/Physical rule updates to match latest board database. 2005/10/14 - 4247941 - Restored NO_TEST properties, added EXPOSED_VIA properties. 2005/10/17 - 4292633 - Changed remaining 10K NTCs to new 5% part. 2005/10/17 - 4304248 - Updated GPU VCore / BBP voltages for B13/B24 support. DMS Release #08000-11000 (EVT releases) 2005/10/20 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk. 2005/10/21 - 4310267 - Synced 3 pages from mlb_evt branch back to trunk. 2005/10/21 - 4235898 - Synced 2 pages from m9/mlb. 2005/10/26 - 4310267 - Synced 4 pages from mlb_evt branch back to trunk. 2005/11/03 - 4310267 - Synced 6 pages from mlb_evt branch back to trunk. 2005/11/15 - 4310267 - Synced 5 pages from mlb_evt branch back to trunk. 2005/11/15 - 4298899 - Removed unused platform reset gate. 2005/11/15 - 4322537 - Updated thru-hole SO-DIMM connector part number. 2005/11/16 - 4345498 - Updated Ethernet & FireWire crystal part numbers. 2005/11/16 - 4235898 - Aliased connection to ALS_GAIN to support M9 request. 2005/11/16 - 4235898 - Changed Yukon power rail neck widths per M9 request. 2005/11/16 - 4227333 - Updated SMC net names per ERS v1.2.1. 2005/11/16 - 4345921 - FUNC TEST updates per test team request. 2005/11/16 - 4346006 - Updated J5500 pinout to match updated LIO board pinout. 2005/11/16 - 4343202 - Changed USB overcurrent switch to TPS2051B, added OC* RC. 2005/11/16 - 4346184 - Inserted common-mode chokes on SATA R2D/D2R pairs. DMS Checkin #11001 2005/11/16 - 4235898 - Sync with M38 & M42. 2005/11/16 - 4298899 - Fixed ethernet reset net name on page 26. 2005/11/16 - 4227333 - Fixed single-pin nets caused by SMC net name updates. 2005/11/18 - 4235898 - Changed R4210 package size per M9 request. 2005/11/18 - 4235898 - Changed C9710 GND connection per M9 request. 2005/11/19 - 4346184 - Fixed location of SATA R2D common-mode choke. 2005/11/19 - 4347717 - Changed SMS self-test pull-up to pull-down. 2005/11/19 - 4350840 - Simplified TMDs filtering to allow movement of filter. 2005/11/19 - 4229560 - Changed FW chip back to REQ/GNT3. 2005/11/19 - 4350849 - Added option to connect SB GPIO30 to ENET_LOM_DIS_L. 2005/11/19 - 4340256 - Changed topcase flex trackpad power from 3.3V to 5V. 2005/11/19 - 4292165 - Refreshed schematic symbol for U3750 (library update).		DMS Checkin #11002 2005/11/21 - 4351196 - Added 1K pull-down on IDE_RESET_L. 2005/11/21 - 4343202 - Changed RC value and net name for USB OC. 2005/11/22 - 4350840 - Swapped TMDs termination components for placement. 2005/11/22 - 4352020 - Changed 2.5V S3 supply inductor & compensation values. 2005/11/28 - 4347845 - Added pull-down resistors on LVDS interface. 2005/11/30 - 4227340 - Removed CPU VCore current sense input RC. 2005/11/30 - 4331670 - Added CRITICAL flags to some more parts. 2005/11/30 - 4343864 - Added EMI/ESD parts at camera connector. 2005/11/30 - 4351181 - Changed ITP connector BOM option. 2005/11/30 - 4351196 - Changed IDE_RESET_L pull-down from 1K to 15K. 2005/11/30 - 4358831 - Added pull-downs on two SB-to-SMC signals. 2005/12/01 - 4362404 - Changed TMDs diff term from 100-ohm to 180-ohm. 2005/12/01 - 4352020 - Changed 2.5V supply inductor to RoHS-compliant part. 2005/12/01 - 4327340 - Changed supply for 1.8V S3 current sense amp. 2005/12/01 - 4362566 - Restructured BOM for thick/thin PCB versions. 2005/12/01 - 4347845 - RPAK pinswaps to LVDS pull-downs for PCB layout. DMS Checkin #11003 2005/12/02 - 4256256 - Added BOMOPTION to R8801 to allow per-project control. 2005/12/02 - 4363848 - Removed M56 GPU die rev B13 support from BOM. 2005/12/02 - 4363870 - Removed M1a support from BOM. 2005/12/02 - 4217524 - Updated part number for J6430. DMS Release #12000-13000 (DVT releases) 2005/12/07 - 4375840 - Synced 4 pages from mlb_dvt branch back to trunk. 2005/12/12 - 4235898 - Changes to LVDS net names to support mux option. 2005/12/12 - 4362451 - Added MAKE_BASE=TRUE to SMC 32KHZ SUSCLK net. 2006/01/03 - 4375840 - Synced 1 page from mlb_dvt branch back to trunk. 2006/01/03 - 4290282 - Removed BOM table, changed L9455 to 155S0002. 2006/01/03 - 4347845 - Changed LVDS pull-downs from 10K to 8.2K. 2006/01/03 - 4291436 - Swapped N/P signal names on one portion of SATA_R2D. 2006/01/03 - 4362451 - Changed SCH/PCB/BOM part descriptions for Rev A. 2006/01/03 - 4362451 - Removed power jumpers and 0-ohm resistor. 2006/01/05 - 4362566 - Removed 920- number for thin PCB option. 2006/01/05 - 4394079 - Added BOMOPTION to SYS_ONEWIRE pull-up. 2006/01/05 - 4362451 - Removed power jumpers and 0-ohm resistor. 2006/01/05 - 4362451 - Restructured BOM tables to eliminate LeMenu. 2006/01/06 - 4402184 - Changed R7540 value for IMVP6 load-line improvement. 2006/01/06 - 4362451 - Added System Block Diagram, updated Power Diagram. 2006/01/06 - 4362451 - Changed BOM options for production SMC, BootROM. DMS Release #A000 (PVT Release) 2006/01/21 - 4412882 - Changed R7623 from 1.33K to 931 ohms. 2006/01/21 - 4414757 - Changed 138S0552 to 138S0580 & 138S0553 to 138S0581. 2006/01/26 - 4420815 - Changed 2x 128S0077 to 128S0068. DMS Release #B000 (PVT BOM Update) 2006/02/09 - 4440116 - Pulled new schematic part number (051-7099). 2006/02/09 - 4440116 - Restructured BOM for 3 CPU configs. 2006/02/09 - 4440116 - Updated BootROM / SMC part numbers. DMS Release #A000 (Ramp Config Update) 2006/02/13 - 4420815 - Changed remaining 128S0077 to 128S0086. 2006/02/13 - 4420815 - Added 128S0077 as alternate for 128S0086. 2006/02/13 - 4437189 - Changed R7757 to 1Mohm & R7770 to 100K. 2006/02/13 - 4431947 - Removed NO_STUFF option from C3309. DMS Release #B000 (PVT BOM Roll-In) 2006/02/17 - 4449123 - Changed C7537: 4.7nF -> 47pF, R7537: 3.57K -> 4.42K. DMS Release #C000 (Ramp BOM Update) 2006/03/03 - 4457745 - Added 128S0094 & 128S0095 as alternates for 128S0060. 2006/03/03 - 4457801 - Added 128S0081 as alternate for 128S0061. 2006/03/03 - 4466770 - Changed R7920 from 5% to 1% to reduce variation. 2006/03/03 - 4399085 - Changed C7532 from 10nF to 15nF to slow CPU slew rate. 2006/03/03 - 4424175 - Changed 8 VRAM strap resistors to enable ICT testing. DMS Release #D000 (Ramp BOM Update)			
DMS Release #03000 (RFA #394758) 2005/08/11 - 4214109 - Changed J4931 to proper 518S0342 part. 2005/08/12 - 4231030 - Changed pinout of J4960, added placement notes. Changes from Proto Branch (DMS Release #04000): 2005/08/27 - 4230219 - Changed Y3301 to non-obsolete part. 2005/08/27 - 4235208 - Changed value of R7707 to fix 2.5V S3 supply. 2005/08/27 - 4235213 - Changed R8305, R8310, R8315 to slow down FET RCs. 2005/08/27 - 4235401 - Moved a few pins at LIO BTB connector. 2005/08/27 - 4227325 - Removed S0 option for camera, now S3-only. 2005/08/27 - 4227369 - Removed SMC options for display/backlight, now GPU-only. 2005/08/27 - 4225433 - Changed PBUS voltage sense circuit. 2005/08/28 - 4217535 - Added Left ALS FFC connector. 2005/08/28 - 4232563 - Changed analog video from Y/C/Comp to G2/R2/B2. 2005/08/28 - 4235203 - Changed BOM settings to stuff R2251. 2005/08/28 - 4217524 - Added LEFT ALS connector (J6430). 2005/08/28 - 4217535 - OMITs and tables to change 4-pin WTB connector parts. 2005/08/28 - 4221973 - Added pull-up for SB GPIO22 (REQ4#). 2005/08/28 - 4225369 - Changed ISL6269 PVCC aliases, added RC for 3.3V S5. 2005/08/28 - 4225433 - Changed PBUS Voltage Sense circuit. 2005/08/28 - 4227322 - Changed FW323 PCI_VIOS pin from 3.3V S0 to 3.3V S3. 2005/08/28 - 4235179 - OMIT and table to change 8-pin DC-In connector to 6-pin. 2005/08/28 - 4235179 - Changed PBUS net names to merge PBUS A & PBUS B. 2005/08/28 - 4232715 - Added FireWire ISense resistor, changed INA193 to INA194. 2005/08/28 - 4235217 - Added RC on Q3820 gate to slow down ODD FET turn-on. 2005/08/28 - 4225369 - OMITs and tables for staged LeMenu BOM approach. 2005/08/28 - 4227323 - Repinned Top-Case Flex connector. DMS Checkin #04001 2005/08/29 - 4235179 - Changed J8200 to proper 6-pin part. 2005/08/29 - 4232826 - Changed MEM_ODT* from RPAKs to discrete Rs. 2005/08/29 - 4217524 - Changed R6430 from 4.5K to 3.5K. 2005/08/29 - 4237119 - Changed LIO 5V S3 to 5V S5. 2005/08/29 - 4225369 - Changed 3.3V S5 sequence to follow 5V S5 PGOOD. 2005/08/29 - 4227336 - Changed Y5920 to 197S0169. 2005/08/29 - 4227309 - Resolved sync issues with M38 (SB page 21). 2005/08/29 - 4227310 - Resolved sync issues with M38 (SB page 22). 2005/08/29 - 4227312 - Resolved sync issues with M38 (SB page 23). 2005/08/29 - 4227322 - Sync page 44 with M42 to fix FW power net S-states. 2005/08/29 - 4227332 - Resolved sync issues with M38 (SMC page 58). 2005/08/29 - 4227335 - Changed U5900 to resolve ROHS issue. DMS Checkin #04002 2005/08/30 - 4225433 - Fixed voltage divider values in PBUS VSense circuit. 2005/08/30 - 4217535 - Removed BOM tables and OMITs for new 4-pin WTB connector. 2005/08/31 - 4214109 - Reversed pinout of J4931 to match updated PCB footprint. 2005/08/31 - 4227328 - Added ESD protection diode on right USB port. 2005/08/31 - 4223808 - Various power supply R/C updates, plus some R/C adds. 2005/08/31 - 4227315 - Changed BSA bus pull-ups from 2K to 10K. 2005/08/31 - 4237025 - Added R8824 and R8827 for GPU memory configuration straps. DMS Checkin #04003 2005/08/31 - 4240157 - Corrected pinout at SATA/BT conn (J4960) to match flex. 2005/08/31 - 4240150 - Swapped PCIE Mini Card R2D/D2R connections at J5500. 2005/08/31 - 4232563 - Corrected net properties on R2/G2/B2 nets. 2005/08/31 - 4227306 - Swapped primary & alt part numbers for CPU VCore caps. 2005/08/31 - 4240300 - Changed C6455 to a smaller part for cost & MCO. 2005/08/31 - 4240486 - Power line width & neck reductions at PCB request. 2005/08/31 - 4240257 - Swapped some top & bottom EMC connections at DVI connector. DMS Checkin #04004 2005/08/31 - 4227328 - Changed EMI caps from 50V to 16V to fid in ESD protection. DMS Checkin #04005 2005/09/02 - 4241087 - Fixed pinout of USB D+/D- at camera connector to match FHB. 2005/09/02 - 4243269 - Inverted GPU VCore control, adjusted supply R values. 2005/09/02 - 4244019 - Moved GPU-related power alias from PP3V3_S0 to PP3V3_S0_GPU. 2005/09/02 - 4240486 - Adjusted line/neck widths, changed J4931 to 518S0371. DMS Checkin #04006 2005/09/03 - 4232534 - Fixed documentation of battery address on I2C page. 2005/09/03 - 4244484 - Changed P1V5S0_RUNSS circuit to work properly in G3Hot. 2005/09/03 - 4244539 - Added GPUVCORE_PGOOD to 1.2V, 1.8V, & 2.5V S0 sequence. 2005/09/03 - 4227315 - Changed SMBus pull-ups to 4.7K. 2005/09/03 - 4232534 - Added notes for power supplies and connectors. DMS Checkin #04007 2005/09/06 - 4240486 - Removed NO_TEST property from GPU HSYNC and VSYNC. 2005/09/06 - 4246683 - Removed NO_STUFF option from R8805 per ATI request. 2005/09/06 - 4232534 - Fixed label BOM tables to call out proper EEE #'s. DMS Release #05000-07000 (Proto 2 releases) 2005/09/08 - 4247941 - Net property & name changes to support PCB/ICT requests. 2005/09/08 - 4248911 - Sync with M38 & M42. 2005/09/08 - 4214493 - Combined RTC coin cell diodes into dual-diode package. 2005/09/08 - 4229560 - First implementation of Physical Security Guidelines. 2005/09/16 - 4256660 - Updated FUNC TEST property for merged PBUS. 2005/09/16 - 4229560 - Changed FW PCI REQ/GNT pair for Physical Security. 2005/09/19 - 4247941 - GND line/neck/voltage properties updated per PCB request. 2005/09/19 - 4235898 - Moved signal alias to improve schematic reuse. 2005/09/20 - 4214847 - Updated L1970 (old part no longer exists in library). 2005/09/21 - 4227306 - Changed CPU VCore caps to proper production part number. 2005/09/21 - 4234952 - Replaced FDG6324L parts with FDG6332C for cost & supply. 2005/09/26 - 4239505 - Updated J4200 (old part no longer exists in library). 2005/09/26 - 4274915 - Thermal sensor BOM updates from Proto 2 MLB branch. 2005/09/26 - 4274915 - U6301 part number updated to M1 development BootROM.		DMS Checkin #07001 2005/09/28 - 4221965 - Added 2.2uF caps on SO-DIMM VREF pins. 2005/09/28 - 4278828 - Adjusted P5VS5_PGOOD R's, added cap on PM_RSMRST_L. 2005/09/29 - 4232826 - Swapped Vtt RPAK functions to free up unnecessary part. 2005/09/30 - 4261313 - Added placeholder connector for IR FFC connector. 2005/09/30 - 4					



ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_55S	FSB_COMMON	FSB_ADS_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_BNR_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_BPRI_L	7 12	
FSB_55S	FSB_COMMON	FSB_BREQ0_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_DBSY_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_DEFER_L	7 12	
FSB_55S	FSB_COMMON	FSB_DPWR_L	7 12	
FSB_55S	FSB_COMMON	FSB_DRDY_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_HIT_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_HITM_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_LOCK_L	5 7 12	
FSB_55S	FSB_COMMON	FSB_RS_L<2..0>	7 12	
FSB_55S	FSB_COMMON	FSB_TRDY_L	7 12	
FSB_55S	FSB_COMMON	FSB_CPURST_L	7 11 12	
FSB_55S	FSB_DATA	FSB_D_L<63..0>	5 7 12	
FSB_55S	FSB_DATA	FSB_DINV_L<3..0>	5 7 12	
FSB_55S	FSB_DSTR	FSB_DSTBP_L<3..0>	5 7 12	
FSB_55S	FSB_DSTR	FSB_DSTBN_L<3..0>	5 7 12	
FSB_55S	FSB_ADDR	FSB_A_L<31..3>	5 7 12	
FSB_55S	FSB_ADDR	FSB_REQ_L<4..0>	5 7 12	
FSB_55S	FSB_ADSTR	FSB_ADSTB_L<3..0>	5 7 12	
CPU_55S		FSB_IERR_L	7	
CPU_55S		FSB_FERR_L		
CPU_55S		CPU_PWRGD	7 21	
CPU_55S		CPU_INTR	7 21	
CPU_55S		CPU_NMI	7 21	
CPU_55S		CPU_A20M_L	7 21	
CPU_55S		CPU_DPSLP_L	7 21	
CPU_55S		CPU_IGNNE_L	7 21	
CPU_55S		CPU_INIT_L	7 21	
CPU_55S		CPU_SMI_L	7 21	
CPU_55S		CPU_STPCLK_L	7 21	
CPU_55S	CPU_2T01	CPU_THERMTRIP_L		
CPU_55S	CPU_2T01	PM DPRSLPVR	14 23 57	
CPU_55S	CPU_2T01	IMVP DPRSLPVR	57	
CPU_55S	CPU_GTLREF	CPU_GTLREF	7	
CPU_55S	CPU_COMP	CPU_COMP<3>	7	
CPU_27P4S	CPU_COMP	CPU_COMP<2>	7	
CPU_55S	CPU_COMP	CPU_COMP<1>	7	
CPU_27P4S	CPU_COMP	CPU_COMP<0>	7	
CPU_55S	CPU_ITP	XDP_BPM_L<5..0>	7 11	
CLK_FSB_100D	CPU_ITP	CPU_XDP_CLK_P	11 34	
CLK_FSB_100D	CPU_ITP	CPU_XDP_CLK_N	11 34	
CPU_55S	CPU_ITP	ITPRESET_L	11	
CPU_55S	CPU_2T01	CPU_VID<6..0>	8 9 79	
CPU_55S	CPU_2T01	CPU_VID<6..0>	8 9 79	
THERM	CPU_27P4S	CPU_VCCSENSE_P	8 57	
THERM	CPU_27P4S	CPU_VCCSENSE_N	8 57	
	CPU_27P4S	IMVP6_VSEN_P	57	
	CPU_27P4S	IMVP6_VSEN_N	57	

MEM_CLK	MEM_70D
MEM_CTRL	MEM_45S
MEM_CMD	MEM_55S
MEM_DATA	MEM_55S
MEM_DQS	MEM_85D
FB_CLK	FB_75D
FB_ADCTRL	FB_35S_TO_55S
FB_ADCTRL	FB_55S
FB_DATA	FB_40S
LVDS	LVDS_100D
TMDS	TMDS_100D
VGA	VGA_75S
PCIE	PCIE_100D
DMI	DMI_100D
SATA	SATA_100D
IDE	IDE_55S
USB2	USB2_90D
ENET	ENET_100D
FW	FW_110D
SMB	SMB_55S
SPT	SPT_55S
CLK_FSB	CLK_FSB_100D
CLK_PCIE	CLK_PCIE_100D
CLK_MFD	CLK_MFD_55S
CLK_SLOW	CLK_SLOW_55S

AUDIO_55S	AUDIO	SB_ACZ_BITCLK	21
AUDIO_55S	AUDIO	ACZ_BITCLK	5 21 45
AUDIO_55S	AUDIO	SB_ACZ_SYNC	21
AUDIO_55S	AUDIO	ACZ_SYNC	5 21 45
AUDIO_55S	AUDIO	SB_ACZ_RST_L	21
AUDIO_55S	AUDIO	ACZ_RST_L	5 21 45
AUDIO_55S	AUDIO	ACZ_SDATAIN<0>	5 21 45
AUDIO_55S	AUDIO	SB_ACZ_SDATAOUT	21
AUDIO_55S	AUDIO	ACZ_SDATAOUT	5 21 45
TMDS	TMDS	TMDS_CLK_P	73 74 75
TMDS	TMDS	TMDS_CLK_N	73 74 75
TMDS	TMDS	TMDS_DATA_P<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_N<5..3>	73 74 75
TMDS	TMDS	TMDS_DATA_P<2..0>	73 74 75
TMDS	TMDS	TMDS_DATA_N<2..0>	73 74 75
TMDSCONN	TMDSCONN	TMDS_CLK_F_P	75
TMDSCONN	TMDSCONN	TMDS_CLK_F_N	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..3>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_P<2..0>	75
TMDSCONN	TMDSCONN	TMDS_DATA_F_N<2..0>	75

M1 Net Properties
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7099	D
SCALE	SHT		OF
NONE	104		104