

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M82

MACBOOK AIR (JAN 2007)

PRODUCTION

01/25/2009

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
J		667176	PRODUCTION RELEASED	01/25/09	



Page	(.CS#)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	WFERRY-WF	05/11/2006
3	3	Power Block Diagram	POWER	06/30/2005
4	4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	5	Acoustic Cap BOM Config Tables	N/A	N/A
6	6	ICT Test Points	(MASTER)	(MASTER)
7	7	Functional Test and No-Tests	(MASTER)	(MASTER)
8	8	Power Aliases	WFERRY	06/15/2006
9	9	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
10	10	CPU FSB	(MASTER)	(MASTER)
11	11	CPU Power & Ground	(MASTER)	(MASTER)
12	12	CPU Decoupling & VID	MSARWAR	04/26/2006
13	13	extended Debug Port (XDP)	M75	01/24/2007
14	14	NB CPU Interface	(MASTER)	(MASTER)
15	15	NB PEG / Video Interfaces	M70	01/09/2007
16	16	NB Misc Interfaces	M70	01/09/2007
17	17	NB DDR2 Interfaces	M70	01/09/2007
18	18	NB Power 1	M70	01/09/2007
19	19	NB Power 2	M70	01/09/2007
20	20	NB Grounds	M70	01/09/2007
21	21	NB Standard Decoupling	M70	01/09/2007
22	22	NB Graphics Decoupling	M70	01/09/2007
23	23	SB Enet, Disk, FSB, LPC	M70	01/09/2007
24	24	SB PCI, PCIE, DMI, USB	M70	01/09/2007
25	25	SB Pwr Mgt, GPIO, Clink	M70	01/09/2007
26	26	SB Power & Ground	M70	01/09/2007
27	27	SB Decoupling	M70	02/01/2007
28	28	SB Misc	M70	01/09/2007
29	29	Clock (CK505)	M70	02/01/2007
30	30	Clock Termination	M70	01/09/2007
31	31	DDR2 DRAM Channel A	(MASTER)	(MASTER)
32	32	DDR2 DRAM Channel B	(MASTER)	(MASTER)
33	33	Memory Active Termination	M70	01/09/2007
34	34	DDR2 BYPASSING 1	MEMORY	06/20/2005
35	35	DDR2 BYPASSING 2	MEMORY	06/20/2005
36	41	Wireless M93 Connector	M70	01/09/2007
37	42	Hatch and Audio Connectors	(MASTER)	(MASTER)
38	44	PATA HDD CONNECTOR	(MASTER)	(MASTER)
39	46	USB EXTERNAL CONNECTORS	M70	01/09/2007
40	48	IPD Connector	M70	01/09/2007
41	49	SMC	M70	01/09/2007


Page	(.CS#)	Contents	Sync	Date
42	50	SMC SUPPORT	M70	01/09/2007
43	51	LPC+SPI Debug Connector	M70	01/09/2007
44	52	SMBUS CONNECTIONS	M70	01/09/2007
45	53	Voltage Sensors	M70	01/09/2007
46	55	TEMPERATURE SENSORS	M70	01/09/2007
47	56	Fan	M70	01/09/2007
48	59	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
49	61	SPI ROMs	WFERRY	04/26/2006
50	69	DC-In & Battery Connectors	M70	01/09/2007
51	70	S0 FETS & Power Sequencing	M70	01/09/2007
52	71	IMVP6 CPU VCore Regulator	POWER	07/13/2005
53	72	Render VCore Supplies	(MASTER)	(MASTER)
54	73	1.5V/1.05V Supplies	M70	01/09/2007
55	75	1.8V/0.9V Supplies	M70	01/09/2007
56	76	5V/3.3V Supplies	M70	02/01/2007
57	77	3.42V/1.25V Switcher	M70	01/09/2007
58	78	S3 FET & S3/S5 Control	M70	02/01/2007
59	79	PBUS Supply/Battery Charger	M70	01/09/2007
60	90	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
61	92	SDVO/TMDS Tx	GRAPHIC	06/06/2005
62	93	HDCP uController		
63	94	DVI CONNECTIONS	M70	01/09/2007
64	97	LED Backlight Driver	(MASTER)	(MASTER)
65	99	Additional CPU/GPU Decoupling		
66	100	CPU/FSB Constraints	T9	01/30/2007
67	101	NB Constraints	T9	01/30/2007
68	102	Memory Constraints	T9	01/30/2007
69	103	SB Constraints (1 of 2)	T9	01/30/2007
70	104	SB Constraints (2 of 2)	T9	01/30/2007
71	105	Clock & SMC Constraints	T9	01/30/2007
72	108	M82 Power and Ground Nets	(MASTER)	(MASTER)
73	109	M82 Rule Definitions	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7230	1	SCHEM, MLB, M82	SCH	CRITICAL	
820-2179	1	PCBF, MLB, M82	PCB	CRITICAL	

DRAWING
TITLE=M82_MLB
ABBREV=DRAWING
LAST_MODIFIED=Sun Jan 25 09:13:52 2009

DIMENSIONS ARE IN MILLIMETERS XX : _____ X.XX : _____ X.XXX : _____ ANGLES : _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 APPLE INC.		
	DRAFTER <input checked="" type="checkbox"/>	DESGN CK <input checked="" type="checkbox"/>	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
	ENG APPD <input checked="" type="checkbox"/>	MFG APPD <input checked="" type="checkbox"/>			
	QA APPD <input checked="" type="checkbox"/>	DESIGNER <input checked="" type="checkbox"/>	SCHEM, MLB, M82		
RELEASE <input checked="" type="checkbox"/>	SCALE NONE	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER 051-7230	
			REV. J	SHEET 1 OF 109	



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	REV.
NONE	2	109	

M82 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	3	109

8

7

6

5

4

3

2

1

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7886	PCBA,MLB,1.6GHZ,MI 2GB,SS CAP,M82	EEE_XSC,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9024	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M82	EEE_YMS,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_SS_CAP
630-9133	PCBA,MLB,1.8GHZ,MI 2GB,SS CAP,M82	EEE_Z80,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9134	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M82	EEE_Z81,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_SS_CAP
630-9204	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M82	EEE_ZU5,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9205	PCBA,MLB,1.6GHZ,HY 2GB,TY CAP,M82	EEE_ZU6,M82_COMMON,M82_HYNIX,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9206	PCBA,MLB,1.6GHZ,MI 2GB,MU CAP,M82	EEE_ZU7,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_MU_CAP
630-9207	PCBA,MLB,1.6GHZ,MI 2GB,TY CAP,M82	EEE_ZU8,M82_COMMON,M82_MICRON,CPU_PRQ_1_6GHZ,M82_TY_CAP
630-9208	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M82	EEE_ZU9,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9209	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M82	EEE_ZUA,M82_COMMON,M82_HYNIX,CPU_PRQ_1_8GHZ,M82_TY_CAP
630-9210	PCBA,MLB,1.8GHZ,MI 2GB,MU CAP,M82	EEE_ZUB,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_MU_CAP
630-9211	PCBA,MLB,1.8GHZ,MI 2GB,TY CAP,M82	EEE_ZUC,M82_COMMON,M82_MICRON,CPU_PRQ_1_8GHZ,M82_TY_CAP

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:XSC]	CRITICAL	EEE_XSC
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:YMS]	CRITICAL	EEE_YMS
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:Z80]	CRITICAL	EEE_Z80
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:Z81]	CRITICAL	EEE_Z81
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZU5]	CRITICAL	EEE_ZU5
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZU6]	CRITICAL	EEE_ZU6
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZU7]	CRITICAL	EEE_ZU7
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZU8]	CRITICAL	EEE_ZU8
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZU9]	CRITICAL	EEE_ZU9
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZUA]	CRITICAL	EEE_ZUA
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZUB]	CRITICAL	EEE_ZUB
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:ZUC]	CRITICAL	EEE_ZUC

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M82_COMMON	ALTERNATE,COMMON,M82_COMMON1,M82_COMMON2,M82_COMMON3
M82_COMMON1	ISL6258,BOOTROM_FINAL,SMC_PRGRM
M82_COMMON2	SMS_MOT_DIS,LPCLPLUS,XDP,DRAM_2GB
M82_COMMON3	
M82_MICRON	DRAM_MICRON,DRAM_SPD_1
M82_HYNIX	DRAM_HYNIX,DRAM_SPD_2
M82_HYNIX_LP	DRAM_HYNIX_LP,DRAM_SPD_2
M82_SS_CAP	SS_CAP_1UF,SS_CAP_2_2UF,SS_CAP_10UF
M82_MU_CAP	MU_CAP_1UF,MU_CAP_2_2UF,MU_CAP_10UF
M82_TY_CAP	TY_CAP_1UF,TY_CAP_2_2UF,TY_CAP_10UF

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3522	1	IC,SANTAYNEZ,MEROM,1.6GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_6GHZ
337S3523	1	IC,SANTAYNEZ,MEROM,1.8GHZ,ES,20W,956BGA	U1000	CRITICAL	CPU_1_8GHZ
338S0514	1	IC,965GM,CRESTLINE,USFF BGA	U1400	CRITICAL	
338S0515	1	IC,ICH8M,USFF BGA	U2300	CRITICAL	
359S0130	1	LOW POWER CLOCK SYNTHESIZER,8LQ2AP101,6SPIN	U2900	CRITICAL	
335S0510	1	IC,16MBIT 8-PIN SERIAL FLASH,WGQFN	U6100	CRITICAL	BOOTROM_BLANK_2MB
335S0509	1	IC,32MBIT 8-PIN SERIAL FLASH,WS098	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2111	1	IC,EFI,BOOTROM DEVELOPMENT (UNLOCKED),M82	U6100	CRITICAL	BOOTROM_DEVEL
341S2112	1	IC,EFI,BOOTROM_FINAL (LOCKED),M82	U6100	CRITICAL	BOOTROM_FINAL
337S3477	1	SST89V54RD MICROCONTROLLER	U9300	CRITICAL	SST8051_BLANK
341S2173	1	IC,PRGM,SST SST89V54RD,UCNTRLR,M82	U9300	CRITICAL	SST8051_PRGRM
338S0422	1	IC,SMC,HSB/2117	U4900	CRITICAL	SMC_BLANK
341S2115	1	IC,PRGRM,SMC (NEW),M82	U4900	CRITICAL	SMC_PRGRM
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3140,U3150,U3160,U3170	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0406	4	MICRON,DRAM,64M16,8x12.5	U3240,U3250,U3260,U3270	CRITICAL	DRAM_MICRON
333S0411	4	HYNIX,DRAM,64M16,8x13	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0411	4	HYNIX,DRAM,64M16,8x13	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3140,U3150,U3160,U3170	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX_LP
333S0415	4	HYNIX,DRAM,64M16,8x13,LP	U3240,U3250,U3260,U3270	CRITICAL	DRAM_HYNIX_LP
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	ISL6258
197S0213	1	14.318MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_14MHZ
197S0231	1	20MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_20MHZ
197S0257	1	33MHZ XTAL, 2.5x2.0	Y9390	CRITICAL	SST8051_33MHZ
337S3563	1	IC,SANTAYNEZ,MEROM,1.6GHZ,PRO,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_6GHZ
337S3564	1	IC,SANTAYNEZ,MEROM,1.8GHZ,PRO,REV3,20W,956BGA	U1000	CRITICAL	CPU_PRQ_1_8GHZ

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0044	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	
152S0684	152S0421	ALL	1.0UH,22A,10MOHM	
338S0616	338S0515	ALL	USFF PRQ ICH8M B2	

CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	4	109

8

7

6

5

4

3

2

1

1UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for Samsung, Murata, and Taiyo Yuden. Includes rows for 138S0629 and 138S0628.

2.2UF 0402 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG

MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for Samsung, Murata, and Taiyo Yuden. Includes rows for 138S0632 and 138S0633.

10UF 0603 CAPACITOR VENDOR TABLES FOR ACOUSTICS

SAMSUNG


MURATA

TAIYO YUDEN

Table with 16 columns: PART NUMBER, QTY, DESCRIPTION, REFERENCE DES, CRITICAL, BOM OPTION for Samsung, Murata, and Taiyo Yuden. Includes rows for 138S0626 and 138S0625.

Acoustic Cap BOM Config Tables
SYNC_MASTER=N/A SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
D 051-7230
SCALE NONE SHT 5 OF 109




Power Aliases
 SYNC_MASTER=WFERRY SYNC_DATE=06/15/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	8 OF 109		

EMI SPRING CLIPS

PLACE CLIPS PER MCO ON TOPSIDE NEAR BATTERY CONNECTOR J6900



BOSSSES TO CONNECT TO HEATSINK



SMC ALIASES

NO-CONNECT UNUSED SMC INTERFACE PORTS

Table mapping SMC aliases (SMC_PA0 to SMC_TEST_DAC3) to NC SMC aliases and NO_TEST status.

LVDS ALIASES

NO-CONNECT UNUSED LVDS INTERFACE PORTS

Table mapping LVDS aliases (LVDS_B_CLK_N, LVDS_B_CLK_P, etc.) to NC LVDS aliases and NO_TEST status.

PCI_EXPRESS GRAPHICS ALIASES

NO-CONNECT UNUSED SDVO INTERFACE PORTS

Table mapping PCI Express graphics aliases (PEG_D2R_N<0>, PEG_D2R_N<1>, etc.) to NC PEG aliases and NO_TEST status.

SATA ALIASES

NO-CONNECT UNUSED SATA INTERFACE PORTS

Table mapping SATA aliases (SATA_A_D2R_N, SATA_A_D2R_P, etc.) to NC SATA aliases and NO_TEST status.

CLOCK ALIASES

NO-CONNECT UNUSED CLOCK INTERFACE PORTS

Table mapping clock aliases (TP_CK505_SRC1_N, TP_CK505_SRC1_P, etc.) to NC CK505 aliases and NO_TEST status.

SB ALIASES

NO-CONNECT UNUSED INTERFACE PORTS

Table mapping SB aliases (VR_PWRGD_CLKEN, SB_CLKIN_MPWRK, etc.) to NC SB aliases and NO_TEST status.

NB ALIASES

Table mapping NB aliases (GNFX_VR_EN, NB_CLKIN_MPWRK, etc.) to NC NB aliases and NO_TEST status.


AUDIO ALIASES

Table mapping audio aliases (HDA_BITCLK, HDA_SYNC, HDA_RST_L, etc.) to NC HDA aliases and NO_TEST status.

USB ALIASES


USB PORT [0] = External USB2.0 Port A

Table mapping USB aliases (USB2_EXTN_P, USB2_EXTN_N, etc.) to NC USB aliases and NO_TEST status for various ports.



SIGNAL ALIAS /RESET
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Apple logo and drawing information: APPLE INC., SIZE D, DRAWING NUMBER 051-7230, REV. J, SCALE NONE, SHEET 9 OF 109.



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM, MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM, MAKE TRACE LENGTH SHORTER THAN 0.5".

CPU FSB
 SYNC_MASTER={MASTER} SYNC_DATE={MASTER}
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	OF 109



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER={MASTER} SYNC_DATE={MASTER}

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	OF
		11	109


CPU VCORE HF AND BULK DECOUPLING

3x 330uF, 32x 10uF 0603, 28x 1uF 0402
Intel recommends 32+28 but is evaluating 24+24


65 11 # =PPVCORE_S0_CPU

10UF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU



LAYOUT NOTE:
PLACE ON SAME SIDE AS CPU


Intel recommends 3x220uF @ 9mOHM

CPU VCORE VID CONNECTIONS



VCCA (CPU AVdd) DECOUPLING


11 # =PP1V5_S0_CPU



LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

11 10 # =PP1V05_S0_CPU




LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS

CPU Decoupling & VID

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	12		



Mini-XDP Connector


NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.

← Direction of XDP module to edge of board
Please avoid any obstructions

eXtended Debug Port (XDP)
SYNC_MASTER=M75 SYNC_DATE=01/24/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE		SHT	OF
NONE		13	109



NB CPU Interface

SYNC_MASTER={MASTER} SYNC_DATE={MASTER}

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT		OF
NONE	14		109

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable


Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TV0_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#


SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL


SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLK#
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLK#

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces
SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for SIZE (D), DRAWING NUMBER (051-7230), REV. (J), SCALE (NONE), and SHEET (15 OF 109).





NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMi4 DMI x2 Select Low = DMi2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>

00 = RESERVED
01 = XOR Mode Enabled
10 = All-Z Mode Enabled
11 = Normal Operation

NB Misc Interfaces


SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	16	109



NB DDR2 Interfaces

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER	REV.
	D 051-7230	J
SCALE	SHT OF	REV.
NONE	17 OF 109	



NCTF balls are Not Critical To Function
 These connections can break without
 impacting part performance.

21 18 # =PPVCORE_S0_NB
 1310 mA (Ext Graphics)
 1600 mA (Int Graphics)

48 21 16 # =PP1V8_S3M_MEM_NB
 3300 mA (2 ch, 667MHz)
 2700 mA (2 ch, 533MHz)
 1700 mA (1 ch, 667MHz)
 1395 mA (1 ch, 533MHz)
 5 mA (standby)

=PPVCORE_S0_NB_GFX 8 18 22 53 65
 7700 mA (Int Graphics)

=PP1V05_SOM_NB_VCCAXM 21 18 #
 540mA

=PP1V05_SOM_NB_VCCAXM 21 18 #

POWER
 OMIT
 (7 OF 10)
 U1400
 FCBGA


PP1V25_SOM_NB_VCCA_SM 21
 640mA

- 88 # NB_VCCSM_LF1
- 88 # NB_VCCSM_LF2
- 88 # NB_VCCSM_LF3
- 88 # NB_VCCSM_LF4
- 88 # NB_VCCSM_LF5
- 88 # NB_VCCSM_LF6
- 88 # NB_VCCSM_LF7

NB Power 1		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	18 OF 109		

Current numbers from Crestline EDS, doc #21749.



NB Power 2

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	
NONE	19		109

Current numbers from Crestline EDS, doc #21749.



NB Grounds

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY















THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE





II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	20 OF		109




These supplies are still needed even using external GPU



NB Standard Decoupling		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	21		



NOTE: This filter is required even if using only external graphics.
VCCD_TVDC also powers internal thermal sensors.

Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

Layout Note:
These 4 caps should be
within 6.35 mm of NB edge

Layout Note:
These 11 caps should be
within 6.35 mm of NB edge

NEED TO FIND A "1EGH, 500MA, 78MOHM" INDUCTOR

Place C2221, C2223 close between J45, L45, J43 and K44

Layout Note: Route to cap, then GND

Place C2226 close to Pins J47, L47

Place C2230 close to Pin L35

Place C2261 close to Pin D50


Place C2262 close to Pin J49


NB Graphics Decoupling		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	22	109

Current numbers from Crestline EDS Addendum, doc #20127.





NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT	
I/F	GNT0#
LPC	1
SPI	0


NOTE: GNT0# HAS INT FU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS# HAS INT FU (NOMINAL=20K, SIMULATION=15K-35K)

SB PCI, PCIe, DMI, USB	
PCI_FRAME_L	RP2403 4 5 10K 4X0201
PCI_IRDY_L	RP2402 3 6 10K 4X0201
PCI_TRDY_L	RP2402 1 8 10K 4X0201
PCI_STOP_L	RP2403 3 6 10K 4X0201
PCI_SERR_L	RP2400 3 6 10K 4X0201
PCI_DEVSEL_L	RP2403 2 7 10K 4X0201
PCI_PERR_L	RP2402 2 7 10K 4X0201
PCI_LOCK_L	RP2403 1 8 10K 4X0201
PCI_FW_REQ_L	RP2401 3 6 10K 4X0201
PCI_REQ1_L	R2431 1 2 10K 201
PCI_REQ2_L	R2433 1 2 10K 201
INT_PIRQA_L	RP2400 4 5 10K 4X0201
INT_PIRQB_L	RP2401 4 5 10K 4X0201
INT_PIRQC_L	RP2401 2 7 10K 4X0201
INT_PIRQD_L	RP2402 4 5 10K 4X0201
INT_PIRQE_L	RP2400 2 7 10K 4X0201
INT_PIRQF_L	RP2400 1 8 10K 4X0201
ODD_PWR_EN_L	RP2401 1 8 10K 4X0201

Changed pullups from 8.2K to 10K, since not critical.

SB PCI, PCIe, DMI, USB
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	24 OF 109




NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MMWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

LAYOUT NOTE:
PLACE R2511-16 WHERE PHYSICALLY ACCESSIBLE

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	OF 109



SB Power & Ground

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	REV.
NONE	26	109	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.



SB Decoupling

SYNC_MASTER=M70 SYNC_DATE=02/01/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	
NONE	27	109	

Platform Reset Connections

Unbuffered





SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Silk: "SYS RST"


Place R2898 pads on bottom side near board edge



SB Misc
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		109
NONE	28		



Silego recommend to remove L2903,R2900,C2907,C2910 R2901,L2902,C2916,C2911,C2914 and R2902

CRITICAL
L2901
FERR-120-OHM-1.5A

CRITICAL
Y2901
SM-2.5X2.0MM
14.318MHZ-35PPF-20PF

(EACH POWER PIN PLACED ONE 0.1UF)
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

(FROM ICH8M GPIO15 STPPCI*)
(FROM ICH8M GPIO25 STPCPU*)

(CPU HOST 133/167MHZ)

(GMCH HOST 133/167MHZ)

(ITP HOST 133/167MHZ)

(GMCH D_REFSSCLKIN DISPLAY PLL B 100MHZ)

(SLOT F - GPU PCI-E 100 MHZ)

(ICH8M DMI 100 MHZ)

(SLOT D - 4 LANE PCI-E FOR EXPRESSCARD)

(ICH SATA 100 MHZ)

(FROM ICH8M GPIO35)

(GMCH G CLKIN 100 MHZ)

(FROM GMCH CLK_REQ*)

(WIRELESS PCI-E 100 MHZ)

(DB400 SRC)

(SLOT E)

(GMCH D_REFCLKIN DISPLAY PLL A 96MHZ)

(FROM ICH8M)

(ICH8M USB 48MHZ)

(ICH8M,SIO,LPC REF. 14.318MHZ)


FCTSEL1	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT96T	DOT96C	100MT_SST	100MC_SST
1	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0

* FOR INT. GRAPHIC SYSTEM
* FOR EXT. GRAPHIC SYSTEM



Clock (CK505)
SYNC_MASTER=M70 SYNC_DATE=02/01/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		REV.
NONE	29 OF 109		

CLK Termination



CLKREQ Controls




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	1	166M
* 0	1	0	200M
1	1	0	400M
1	1	1	Resrvd
1	0	1	100M
1	0	0	333M

NOSTUFF R3082, R3086, R3090
 FOR MANUAL CPU FREQUENCY
 CPU speed is currently set to 200MHz

Clock Termination
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7230 REV. J
 SCALE: NONE SHEET 30 OF 109




DDR2 DRAM Channel A
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	31	109



DDR2 DRAM Channel B
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	32		

One cap for each side of every RPAK, one cap for every two discrete resistors
 BOMOPTION shown at the top of each group applies to every part below it

MEM CLOCK TERMINATION

Place one resistor at each end of Y split





LAYOUT NOTE: PLACE ONE CAP CLOSE TO EVERY TWO PULLUP RESISTORS TERMINATED TO PP0V9_S0_MEM_TERM

Memory Active Termination

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	33		




2 CAPS ALONG PACKAGE EDGE

2 CAPS ALONG PACKAGE EDGE

COLUMN OF THREE CAPS BETWEEN PACKAGES

COLUMN OF THREE CAPS BETWEEN PACKAGES

APPROXIMATE CAP ARRANGEMENT



DDR2 BYPASSING 1
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT		OF
NONE	34		109



DDR2 BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT		OF
NONE	35		109

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	41 OF 109		

Micro DVI, USB, to RIO Hatch Assembly



Audio Connector



Hatch and Audio Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	42 OF 109		




PATA HDD CONNECTOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	44 OF 109		



USB EXTERNAL CONNECTORS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT



III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	46 OF 109		

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	48 OF 109		

8

7

6

5

4

3

2

1

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C

C



B

B


A

A

SMC



NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	OF 109
		49	


SMC Reset Button / Brownout Detect




SMC 1.05V to 3.3V Level Shifting




Debug Power Button




SMC Crystal Circuit




SMC 3.3V to 1.05V Level Shifting




Battery Pack Status



SMC AVREF Supply




3.3V TO PBUS LEVEL SHIFTING



SMC SUPPORT
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT		OF
NONE	50		109




LPC+SPI Connector

SPI_CS MUX

LPC+SPI Debug Connector
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE		SHT OF	
NONE		51 OF 109	



SMBUS CONNECTIONS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	52 OF 109		


ACIN VOLTAGE SENSE



GPU VOLTAGE SENSE



PBUS VOLTAGE SENSE



Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	53 OF 109		

REMOTE TEMP AT HEAT SPREADER




APN: 518S0354

CPU THERMAL DIODE



1. ROUTE DXP AND DXN DIFFERENTIALLY
2. ROUTE GROUNDED GAURD TRACES AROUND THE DXP/DXN DIFF PAIR
3. 5 MIL TRACE WIDTHS AND 5 MIL SPACING BETWEEN THE GAURD

LOCAL TEMP NEAR POWER SUPPLIES



(Write: 0x90 Read: 0x91)

TEMPERATURE SENSORS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	55	109

FAN CONNECTOR




Fan

SYNC_MASTER=M70 SYNC_DATE=01/09/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	56 OF 109		

SUDDEN MOTION SENSOR




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when
placed on board top-side:



Desired orientation when
placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 J

SCALE NONE SHT 59 OF 109

SPI ROM



SPI ROMs

SYNC_MASTER=WFERRY SYNC_DATE=04/26/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		
NONE	61 OF 109		

DC-JACK INTERFACE



BATTERY INTERFACE




DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE		SHT	OF
NONE		69	109

S0 FETS & POWER SEQUENCING & PGOOD


1.05V S0 RUN/SS CONTROL



1.25V S0 RUN/SS CONTROL



1.5V S0 RUN/SS CONTROL



3.3V S0 FET

MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	33 mOhm @4.5V
LOADING	1.063 A

3.3V S0 FET


MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	33 mOhm @4.5V
LOADING	.776 A

1.8V S0 FET

MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	33 mOhm @4.5V
LOADING	1.120 A

5V S0 FET

MOSFET	FDM6296
CHANNEL	N-TYPE
RDS(ON)	15 mOhm @4.5V
LOADING	4.061 A




S0 FETS & Power Sequencing
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	70 OF 109

STUFF R7013, R7014 and UNSTUFF U7002, C7001, C7002 TO USE WIRE-AND OF ALL PGOODs INSTEAD OF TPS3808

IMVP6 CPU VCore Regulator



NOTE 1: C7132,C7133 = 27.4 OHM FOR VALIDATING CPU ONLY.

R1100/R1101 **ON THE CPU PAGE** PROTECT THE IMVP6 IF THE CPU IS NOT INSTALLED

PWM FREQ. = 300kHz
MAX CURRENT = 30A


Pin	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52 6 IMVP6 PHASE	1.5 MM	0.20 MM
52 6 IMVP6 BOOT	0.25 MM	0.20 MM
52 6 IMVP6 UGATE	1.5 MM	0.20 MM
52 6 IMVP6 LGATE	1.5 MM	0.20 MM

Pin	MIN_LINE_WIDTH	MIN_NECK_WIDTH
52 6 IMVP6_OCSET	0.25 MM	0.20 MM
52 6 IMVP6_VSUM	0.25 MM	0.20 MM
52 6 GND_IMVP6_SGND	0.50 MM	0.20 MM
52 6 IMVP6_VO	0.25 MM	0.20 MM
52 6 IMVP6_DROOP	0.25 MM	0.20 MM
52 6 IMVP6_DFB	0.25 MM	0.20 MM
52 6 IMVP6_SOFT	0.25 MM	0.20 MM
52 6 IMVP6_RBIAS	0.25 MM	0.20 MM
52 6 IMVP6_VDIFF	0.25 MM	0.20 MM
52 6 IMVP6_FB	0.25 MM	0.20 MM
52 6 IMVP6_COMP	0.25 MM	0.20 MM
52 6 IMVP6_VW	0.25 MM	0.20 MM
52 6 IMVP6_PVCC	0.25 MM	0.20 MM
52 6 IMVP6_COMP_R	0.25 MM	0.20 MM
52 6 IMVP6_COMP_RC	0.25 MM	0.20 MM
52 6 IMVP6_FB_RC	0.25 MM	0.20 MM
52 6 IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator
 SYNC_MASTER=POWER SYNC_DATE=07/13/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	71 OF 109

RENDER VCORE POWER SUPPLY



PWM FREQ. = 400kHz
MAX CURRENT = 13A (inductor limit)

R7219 sets maximum current measured by PHON
Rpmnfs = (Imax x 0.008 Ohm)/1.1uA
Imax = 12.8A, Rpmnfs = 93.1kOhms

ROUTE AS DIFF PAIR TO NB GFX VCC AND GND FOR REMOTE SENSING

NOTE: VID<4> is tied to GND

VID	4	3	2	1	0	VOLTAGE
VID	0	0	0	0	0	1.250V
VID	0	0	0	0	1	1.225V
VID	0	0	0	1	0	1.200V
VID	0	0	0	1	1	1.175V
VID	0	0	1	0	0	1.150V
VID	0	0	1	0	1	1.125V
VID	0	1	0	0	0	1.100V
VID	0	1	0	1	0	1.075V
VID	0	1	0	0	1	1.050V
VID	0	1	1	0	0	1.025V
VID	0	1	1	0	1	1.000V
VID	0	1	1	1	0	0.975V
VID	0	1	1	1	1	0.950V
VID	1	0	0	0	0	0.925V
VID	1	0	0	0	1	0.900V
VID	1	0	1	0	0	0.875V

	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
GCORE SW	0.6 MM	0.20 MM	4100
GCORE BST	0.3 MM	0.20 MM	4101
GCORE DRVH	0.6 MM	0.20 MM	4102
GCORE DRVL	0.6 MM	0.20 MM	4103
GCORE BST D	0.3 MM	0.20 MM	4104
GND GCORE PGND	0.6 MM	0.20 MM	4105
GCORE VDC DIV	0.3 MM	0.20 MM	4106
GCORE RAMP	0.3 MM	0.20 MM	4107
GCORE CLIM	0.3 MM	0.20 MM	4108
GCORE SS	0.3 MM	0.20 MM	4109
GCORE ST	0.3 MM	0.20 MM	4110
GCORE SW R	0.6 MM	0.20 MM	4111


	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
GCORE CSCOMP	0.3 MM	0.20 MM	4112
GCORE CSFB	0.3 MM	0.20 MM	4113
GCORE LL	0.3 MM	0.20 MM	4114
GCORE RT	0.3 MM	0.20 MM	4115
GCORE EN	0.3 MM	0.20 MM	4116
GCORE COMP	0.3 MM	0.20 MM	4117
GCORE FB	0.3 MM	0.20 MM	4118
GCORE FBRTN	0.3 MM	0.20 MM	4119
GCORE PMON	0.3 MM	0.20 MM	4120
GCORE PMONFS	0.3 MM	0.20 MM	4121
GCORE RPM	0.3 MM	0.20 MM	4122
GCORE VRPM	0.3 MM	0.20 MM	4123
GCORE FB R	0.3 MM	0.20 MM	4124

Render VCore Supplies
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: D 051-7230 REV. J
 SCALE: NONE SHEET: 72 OF 109

1.5V/1.05V POWER SUPPLY

State	PM_SLP_S3_L	PP1V5_S0	PP1V05_S0
S0	HIGH	1.5V	1.05V
S3/S5/G3Hot	LOW	0.0V	0.00V




1.5V/1.05V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	73		

1.8V/0.9V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V8_S3	PP0V9_S0
S0	HIGH	HIGH	1.8V	0.9V
S3	HIGH	LOW	1.8V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$



PWM FREQ. = 400 kHz
 MAX CURRENT = 11A
 (inductor limited)

1.8V/0.9V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	75 OF 109

5V/3.3V POWER SUPPLY

State	SMC_PM_G2_EN	PP3V3_G3H	PP5V_S5	PP3V3_S5
G3H	LOW	3.3V	0.0V	0.0V
S0/S3/S5	HIGH	3.3V	5.0V	3.3V

$$V_{out} = 1V * (1 + R_a / R_b)$$

$$5.120V = 1V * (1 + 17.8K / 4.32K)$$



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0093	128S0092	?	C7682, C7680	KEMET T520V336M016AT045760
128S0093	128S0092	?	C7640	KEMET T520V336M016AT045760

5V/3.3V Supplies
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE	D	DRAWING NUMBER	051-7230	REV.	J
SCALE	NONE	SHT	76	OF	109

3.425V G3H SUPPLY

Supply needs to guarantee 3.31V delivered to SMC VRef generator



1.25V S0 REGULATOR




3.42V/1.25V Switcher
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	77 OF 109

S3 FETS & S3/S5 CONTROL

5V/3.3V S5 RUN/SS CONTROL

1.8V S3 RUN/SS CONTROL




MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.051 A

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	65 mOhm @2.5V
LOADING	0.098 A

S3 FET & S3/S5 Control
 SYNC_MASTER=M70 SYNC_DATE=02/01/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	78	109


PBUS SUPPLY / BATTERY CHARGER

PBUS CURRENT SENSOR




PWM FREQ. = 400 kHz
 MAX CURRENT = ??A
 (??? limited)

AMON PULLDOWN LOGIC




BATTERY CHARGING



PBUS Supply/Battery Charger
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	79 OF 109



LCD + CAMERA CONNECTOR


MIC CONNECTOR

APN: 518S0356

LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT		OF
NONE	90		109




SDVO/TMDS Tx
 SYNC_MASTER=GRAPHIC SYNC_DATE=06/06/2005

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	92		

SST8051 microcontroller for HDCP support



HDCP uController

SYNC_MASTER= _____ SYNC_DATE= _____

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	93		

NB VIDEO ALIASES




Video Connectors

TMD5(MICRO DVI) INTERFACE
EXTERNAL VIDEO (VGA) INTERFACE

Isolation required for DVI power switch

A 1.3K OHM 1% RESISTOR IS REQUIRED BETWEEN CRT_IREF AND GROUND




Place components near J4200 unless otherwise noted

DVI CONNECTIONS
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	109
NONE	94		

LED Backlight Driver



LED Backlight Driver

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7230 J

SCALE NONE SHT OF 97 109

8

7

6

5

4

3

2



1

ADDITIONAL CPU VCORE HF DECOUPLING

40x 1uF 0402

ADDITIONAL GPU VCORE HF DECOUPLING

18x 1uF 0402



Additional CPU/GPU Decoupling

SYNC_MASTER= SYNC_DATE=

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT OF		REV.
NONE	99 OF 109		

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	ISL3, ISL10	Y	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_4MIL	*	0.100 MM	?
FSB_9MIL	*	0.228 MM	?
FSB_DATA	*	=FSB_4MIL	?
FSB_DATA2DATA	*	=FSB_4MIL	?
FSB_DSTB	*	=FSB_9MIL	?
FSB_DATA2DSTB	*	=FSB_9MIL	?
FSB_ADDR	*	=FSB_4MIL	?
FSB_ADDR2ADDR	*	=FSB_4MIL	?
FSB_ADSTB	*	=FSB_9MIL	?
FSB_ADDR2ADSTB	*	=FSB_9MIL	?
FSB_COMMON	*	=FSB_4MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?
CPU_THERMD	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BNR L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BPRI L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_BREQ0 L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DBSY L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DEFER L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DPWR L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_DRDY L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HIT L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_HITM L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_LOCK L
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_RS L<2..0>
FSB_COMMON	FSB_55S	FSB_COMMON	FSB_TRDY L
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB_CPURST L
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB_DINV L<0>
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB_DINV L<1>
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB_DINV L<2>
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB_DINV L<3>
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>
CPU_IERR_L	CPU_55S	CPU_55S	CPU IERR L
CPU_FERR_L	CPU_55S	CPU_55S	CPU FERR L
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L
CPU_PWRGD	CPU_55S	CPU_55S	CPU PWRGD
CPU_INTR	CPU_55S	CPU_55S	CPU INTR
CPU_NMI	CPU_55S	CPU_55S	CPU NMI
CPU_A20M_L	CPU_55S	CPU_55S	CPU A20M L
CPU_DPSLP_L	CPU_55S	CPU_55S	CPU DPSLP L
CPU_IGNNE_L	CPU_55S	CPU_55S	CPU IGNNE L
CPU_INIT_L	CPU_55S	CPU_55S	CPU INIT L
CPU_SMI_L	CPU_55S	CPU_55S	CPU SMI L
CPU_STPCLK_L	CPU_55S	CPU_55S	CPU STPCLK L
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L
FSB_CPUSLP_L	CPU_55S	CPU_55S	FSB CPUSLP L
PM_DPRSPLVR	CPU_55S	CPU_2T01	PM DPRSLPVR
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>
CLK_FSB_100M	CLK_FSB	CLK_FSB	XDP CLK P
CLK_FSB_100M	CLK_FSB	CLK_FSB	XDP CLK N
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU VID<6..0>
IMVP6 VID<6..0>	CPU_55S	CPU_2T01	IMVP6 VID<6..0>
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
IMVP6 VSEN P	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P
IMVP6 VSEN N	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N
CPU_THERMD P	CPU_70D	CPU_THERMD	CPU THERMD P
CPU_THERMD N	CPU_70D	CPU_THERMD	CPU THERMD N

CPU/FSB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	100	109

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
PCIE_R2D_2_Pcie_R2D	*	0.228 MM	?
PCIE_D2R_2_Pcie_D2R	*	0.228 MM	?
PCIE_R2D_2_Pcie_D2R	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_N2S_2_DMI_N2S	*	0.228 MM	?
DMI_S2N_2_DMI_S2N	*	0.228 MM	?
DMI_N2S_2_DMI_S2N	*	0.300 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PCIE_R2D	*	PCIE_R2D_2_Pcie_R2D
PCIE_D2R	PCIE_D2R	*	PCIE_D2R_2_Pcie_D2R
PCIE_R2D	PCIE_D2R	*	PCIE_R2D_2_Pcie_D2R

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PWR	*	BUS2PWR_GND
PCIE_R2D	GND	*	BUS2PWR_GND
PCIE_D2R	PWR	*	BUS2PWR_GND
PCIE_D2R	GND	*	BUS2PWR_GND
DMI_N2S	PWR	*	BUS2PWR_GND
DMI_N2S	GND	*	BUS2PWR_GND
DMI_S2N	PWR	*	BUS2PWR_GND
DMI_S2N	GND	*	BUS2PWR_GND
LVDS	PWR	*	BUS2PWR_GND
LVDS	GND	*	BUS2PWR_GND
TMDS	PWR	*	BUS2PWR_GND
TMDS	GND	*	BUS2PWR_GND

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PWR	*	BUS2PWR_GND
PCIE_R2D	GND	*	BUS2PWR_GND
PCIE_D2R	PWR	*	BUS2PWR_GND
PCIE_D2R	GND	*	BUS2PWR_GND
DMI_N2S	PWR	*	BUS2PWR_GND
DMI_N2S	GND	*	BUS2PWR_GND
DMI_S2N	PWR	*	BUS2PWR_GND
DMI_S2N	GND	*	BUS2PWR_GND
LVDS	PWR	*	BUS2PWR_GND
LVDS	GND	*	BUS2PWR_GND
TMDS	PWR	*	BUS2PWR_GND
TMDS	GND	*	BUS2PWR_GND

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?
LVDS2LVDS	*	0.300 MM	?
TMDS	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC
LVDS	LVDS	*	LVDS2LVDS

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.


ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PEG_R2D	PCIE_100D	PCIE_R2D	PEG_R2D_P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D_N<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D_C_P<15..0>
	PCIE_100D	PCIE_R2D	PEG_R2D_C_N<15..0>
PEG_D2R	PCIE_100D	PCIE_D2R	PEG_D2R_P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R_N<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R_C_P<15..0>
	PCIE_100D	PCIE_D2R	PEG_D2R_C_N<15..0>
DMI_N2S	DMI_100D	DMI_N2S	DMI_N2S_P<3..0>
	DMI_100D	DMI_N2S	DMI_N2S_N<3..0>
	DMI_100D	DMI_S2N	DMI_S2N_P<3..0>
	DMI_100D	DMI_S2N	DMI_S2N_N<3..0>
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_P
LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_N
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_N<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_F_P<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_F_N<2..0>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_P<3>
LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_N<3>
LVDS_B_CLK	LVDS_100D	LVDS	LVDS_B_CLK_P
LVDS_B_CLK	LVDS_100D	LVDS	LVDS_B_CLK_N
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_P<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_N<2..0>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_P<3>
LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_N<3>
LVDS_IBG	LVDS	LVDS	LVDS_IBG
CRT_TV0_IREF	CRT	CRT	CRT_TV0_IREF
CRT_RED	CRT_50S	CRT	CRT_RED
CRT_GREEN	CRT_50S	CRT	CRT_GREEN
CRT_BLUE	CRT_50S	CRT	CRT_BLUE
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_HSYNC_R
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_VSYNC_R
TV_A_DAC	CRT_50S	TVDAC	TV_A_DAC
TV_B_DAC	CRT_50S	TVDAC	TV_B_DAC
TV_C_DAC	CRT_50S	TVDAC	TV_C_DAC
EXT_COMEVID_B	CRT_50S	CRT	EXT_COMEVID_B
EXT_Y_G	CRT_50S	CRT	EXT_Y_G
EXT_C_R	CRT_50S	CRT	EXT_C_R
VGA_R	CRT_50S	CRT	VGA_R
VGA_G	CRT_50S	CRT	VGA_G
VGA_B	CRT_50S	CRT	VGA_B
TMDS_SDB_P	PCIE_100D	PCIE_R2D	TMDS_SDB_P
TMDS_SDB_N	PCIE_100D	PCIE_R2D	TMDS_SDB_N
TMDS_SDC_P	PCIE_100D	PCIE_R2D	TMDS_SDC_P
TMDS_SDC_N	PCIE_100D	PCIE_R2D	TMDS_SDC_N
TMDS_SDG_P	PCIE_100D	PCIE_R2D	TMDS_SDG_P
TMDS_SDG_N	PCIE_100D	PCIE_R2D	TMDS_SDG_N
TMDS_SDR_P	PCIE_100D	PCIE_R2D	TMDS_SDR_P
TMDS_SDR_N	PCIE_100D	PCIE_R2D	TMDS_SDR_N
TMDS_TX_CLK_P	TMDS_100D	TMDS	TMDS_TX_CLK_P
TMDS_TX_CLK_N	TMDS_100D	TMDS	TMDS_TX_CLK_N
TMDS_INT_P	PCIE_100D	PCIE_D2R	TMDS_INT_P
TMDS_INT_N	PCIE_100D	PCIE_D2R	TMDS_INT_N
TMDS_TX_CONN_CLK_P	TMDS_100D	TMDS	TMDS_TX_CONN_CLK_P
TMDS_TX_CONN_CLK_N	TMDS_100D	TMDS	TMDS_TX_CONN_CLK_N
TMDS_CONN_P<3..0>	TMDS_100D	TMDS	TMDS_CONN_P<3..0>
TMDS_CONN_N<3..0>	TMDS_100D	TMDS	TMDS_CONN_N<3..0>
TMDS_TX_P<3..0>	TMDS_100D	TMDS	TMDS_TX_P<3..0>
TMDS_TX_N<3..0>	TMDS_100D	TMDS	TMDS_TX_N<3..0>
TMDS_DDC_SCL	SMB_55S	SMB	TMDS_DDC_SCL
TMDS_DDC_SDA	SMB_55S	SMB	TMDS_DDC_SDA

NB Constraints

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	101	109

DDR2 Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_45S, MEM_55S, MEM_87D, MEM_85D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_CTRL, MEM_CTRL, MEM_CTRL, MEM_CTRL.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DATA, MEM_DATA, MEM_DATA, MEM_DATA.

Memory Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_A, MEM_B, MEM_C, MEM_D.

Need to support MEM *-style wildcards!

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Memory Constraints
SYNC_MASTER=T9 SYNC_DATE=01/30/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.
DRAWING NUMBER: D 051-7230
SCALE: NONE SHEET 102 OF 109

Disk Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include IDE_55S, SATA_55S, and SATA_100D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include IDE and SATA.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_60S and USB_90D.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB and USB_2CLK.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB with FWR and GND.

Internal Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SMB_55S and SPI_55S.


Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMB and SPI.

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints such as IDE_EDD, SATA_A_R2D, USB_EXTA, and SPI_SCLK.

SB Constraints (1 of 2)
SYNC_MASTER=T9 SYNC_DATE=01/30/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, DRAWING NUMBER, SHEET, OF, REV. Values include NONE, 051-7230, 103, 109, and J.



PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?
PCIE_R2D	*	=PCIE	?
PCIE_D2R	*	=PCIE	?
PCIE_9MIL	*	0.228 MM	?
PCIE_12MIL	*	0.300 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_R2D	PCIE_R2D	*	PCIE_9MIL
PCIE_D2R	PCIE_D2R	*	PCIE_9MIL
PCIE_D2R	PCIE_R2D	*	PCIE_12MIL

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Platform LAN (Nineveh) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LAN_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
GLAN_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CLK	*	=2.5:1_SPACING	?
ENET_GLAN	*	20 MILS	?
ENET_LAN	*	=1.5:1_SPACING	?
ENET_MDI	*	25 MILS	?

DG says 30 mils min separation.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30


ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	PAGE
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI_AD<18..0>	9 24
PCI_AD19	PCI_55S	PCI	PCI_AD<19>	9 24
PCI_AD20	PCI_55S	PCI	PCI_AD<20>	9 24
PCI_AD	PCI_55S	PCI	PCI_AD<31..21>	9 24
PCI_AD	PCI_55S	PCI	PCI_PAR	9 24
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	9 24
PCI_CNTL	PCI_55S	PCI	PCI_IRDY_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_DEVSEL_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_PERR_L	6 24
PCI_LOCK_L	PCI_55S	PCI	PCI_LOCK_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_SERR_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_STOP_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_TRDY_L	6 24
PCI_CNTL	PCI_55S	PCI	PCI_FRAME_L	6 24
PCI_FW_REQ_L	PCI_55S	PCI	PCI_FW_REQ_L	6 24
PCI_FW_GNT_L	PCI_55S	PCI	PCI_FW_GNT_L	6 24
PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	6 24
PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	6 24
PCI_REQ2_L	PCI_55S	PCI	PCI_REQ2_L	6 24
PCI_GNT2_L	PCI_55S	PCI	PCI_GNT2_L	6 24
INT_PIRQA_L	PCI_55S	PCI	INT_PIRQA_L	6 24
INT_PIRQB_L	PCI_55S	PCI	INT_PIRQB_L	6 24
INT_PIRQC_L	PCI_55S	PCI	INT_PIRQC_L	6 24
INT_PIRQD_L	PCI_55S	PCI	INT_PIRQD_L	6 24
INT_PIRQE_L	PCI_55S	PCI	INT_PIRQE_L	6 24
PCI_A_R2D	PCI_100D	PCI_R2D	PCIE A R2D C P	
PCI_A_R2D	PCI_100D	PCI_R2D	PCIE A R2D C N	
PCI_A_D2R	PCI_100D	PCI_D2R	PCIE A D2R P	
PCI_A_D2R	PCI_100D	PCI_D2R	PCIE A D2R N	
PCI_B_R2D	PCI_100D	PCI_R2D	PCIE B R2D C P	
PCI_B_R2D	PCI_100D	PCI_R2D	PCIE B R2D C N	
PCI_B_D2R	PCI_100D	PCI_D2R	PCIE B D2R P	
PCI_B_D2R	PCI_100D	PCI_D2R	PCIE B D2R N	
			PCIE EXCARD R2D C P	
			PCIE EXCARD R2D C N	
			PCIE EXCARD D2R P	
			PCIE EXCARD D2R N	
			PCIE FW R2D C P	
			PCIE FW R2D C N	
			PCIE FW D2R P	
			PCIE FW D2R N	
PCI_MINI_R2D	PCI_100D	PCI_R2D	PCIE MINI R2D C P	24 36
PCI_MINI_R2D	PCI_100D	PCI_R2D	PCIE MINI R2D C N	24 36
PCI_MINI_D2R	PCI_100D	PCI_D2R	PCIE MINI D2R P	24 36
PCI_MINI_D2R	PCI_100D	PCI_D2R	PCIE MINI D2R N	24 36
			PCIE ENET R2D C P	
			PCIE ENET R2D C N	
			PCIE ENET D2R P	
			PCIE ENET D2R N	
GLAN_COMP			GLAN COMP	6 23
ENET_KBIAS			NINEVEH_KBIAS_P	
ENET_RBIAS			NINEVEH_RBIAS	
(PCIE_ENET_R2D)	GLAN_100D	ENET_GLAN	ENET GLAN R2D P	
GLAN_100D	ENET_GLAN		ENET GLAN R2D N	
(PCIE_ENET_D2R)	GLAN_100D	ENET_GLAN	ENET GLAN D2R C P	
GLAN_100D	ENET_GLAN		ENET GLAN D2R C N	
ENET_LAN	LAN_55S	ENET_LAN	LAN_RSTSYNC	
ENET_LAN	LAN_55S	ENET_LAN	LAN_R2D<2..0>	
ENET_LAN	LAN_55S	ENET_LAN	LAN_D2R<2..0>	
ENET_GLAN_CLK	LAN_55S	ENET_CLK	ENET_GLAN_CLK_R	
LAN_55S	ENET_CLK		ENET_GLAN_CLK	
ENET_MDI0	ENET_100D	ENET_MDI	ENET MDI P<0>	
ENET_100D	ENET_MDI		ENET MDI N<0>	
ENET_MDI1	ENET_100D	ENET_MDI	ENET MDI P<1>	
ENET_100D	ENET_MDI		ENET MDI N<1>	
ENET_MDI2	ENET_100D	ENET_MDI	ENET MDI P<2>	
ENET_100D	ENET_MDI		ENET MDI N<2>	
ENET_MDI3	ENET_100D	ENET_MDI	ENET MDI P<3>	
ENET_100D	ENET_MDI		ENET MDI N<3>	
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_CLK	6 16 25
CLINK_NB	CLINK_55S	CLINK	CLINK_NB_DATA	6 16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK_NB_RESET_L	6 16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_CLK	
CLINK_WLAN	CLINK_55S	CLINK	CLINK_WLAN_DATA	
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK_WLAN_RESET_L	
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	6 16
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	6 25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	6 25

SB Constraints (2 of 2)

SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	104	109

Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	PWR	*	BUS2PWR_GND
CLK_FSB	GND	*	BUS2PWR_GND
CLK_PCIE	PWR	*	BUS2PWR_GND
CLK_PCIE	GND	*	BUS2PWR_GND
CLK_MED	PWR	*	BUS2PWR_GND
CLK_MED	GND	*	BUS2PWR_GND

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	6 29 30
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	6 29 30
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	6 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	6 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	6 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	6 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	6 7 13 30 66
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	6 7 13 30 66
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	6 30 43
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	6 24 30
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	6 30 41
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	6 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	6 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	6 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	6 30
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_P	6 9 30
(CK505_DOT96)	CLK_PCIE_100D	CLK_PCIE	NB_CLK96M_DOT_N	6 9 30
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_P	6 9 30
(CK505_LVDS)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_DPLLSS_N	6 9 30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N	
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	6 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	6 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	
(CK505_SRC4)	SATA_100D	GND	SB_CLK100M_SATA_P	
(CK505_SRC4)	SATA_100D	GND	SB_CLK100M_SATA_N	
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	6 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	6 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	6 30 36
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	6 30 36
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7 is project-specific	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	6 44
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	6 44
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	6 7 44
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	6 7 44
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	6 7 44
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	6 7 44
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	6 44
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	6 44

Clock & SMC Constraints


SYNC_MASTER=T9 SYNC_DATE=01/30/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7230	J
SCALE	SHT	OF
NONE	105	109



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M82 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	SHT	OF	
NONE	108	109	

M82 Board-Specific Spacing & Physical Constraints

BOARD LAYERS			BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM			NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.100 MM	0.076 MM	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
27P4_OHM_SE	ISL2, ISL4, ISL5	Y	0.215 MM	0.215 MM			
27P4_OHM_SE	ISL10, ISL11, ISL13	Y	0.215 MM	0.215 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP, BOTTOM	Y	0.290 MM	0.290 MM			
45_OHM_SE	ISL2, ISL4, ISL5	Y	0.091 MM	0.091 MM			
45_OHM_SE	ISL10, ISL11, ISL13	Y	0.091 MM	0.091 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP, BOTTOM	Y	0.235 MM	0.235 MM			
50_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM			
50_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP, BOTTOM	Y	0.190 MM	0.190 MM			
55_OHM_SE	ISL2, ISL4, ISL5	Y	0.070 MM	0.070 MM	55OHM SE ON INTERNAL LAYERS NOT ACHIEVABLE IN M82 STACKUP USING 50OHM SE		
55_OHM_SE	ISL10, ISL11, ISL13	Y	0.070 MM	0.070 MM			

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	TOP, BOTTOM	Y	0.310 MM	0.310 MM		0.130 MM	0.130 MM
70_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM
70_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	TOP, BOTTOM	Y	0.230 MM	0.230 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM
85_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.090 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
87_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
87_OHM_DIFF	TOP, BOTTOM	Y	0.220 MM	0.220 MM		0.180 MM	0.180 MM
87_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM
87_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.082 MM	0.082 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	TOP, BOTTOM	Y	0.190 MM	0.190 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
90_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.170 MM		0.205 MM	0.205 MM
100_OHM_DIFF	ISL2, ISL4, ISL5	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM
100_OHM_DIFF	ISL10, ISL11, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
111_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	0.1 MM	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.28:1_SPACING	*	0.228 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
NB_STATIC	*	=STANDARD	?

M82 Rule Definitions

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7230	J
SCALE	NONE	SHT	109 OF 109