

SCHEM, MLB, MBP17

05/07/2007

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

| REV | ZONE | ECN | DESCRIPTION OF CHANGE | CK APPD | ENG APPD |
|-----|------|-------|-----------------------|---------|----------|
| ? | | 50265 | PVT Release | ? | ? |
| | | | | DATE | DATE |

| Page | Contents | Sync | Date |
|------|---------------------------------|----------|------------|
| 1 | Table of Contents | N/A | N/A |
| 2 | System Block Diagram | (T9_MLB) | 08/23/2006 |
| 3 | Power Block Diagram | (T9_MLB) | 08/23/2006 |
| 4 | Power Block Diagram | N/A | N/A |
| 5 | BOM Configuration | N/A | N/A |
| 6 | Revision History | N/A | N/A |
| 7 | Functional / ICT Test | MASTER | MASTER |
| 8 | Power Aliases | (MASTER) | (MASTER) |
| 9 | Signal Aliases | (T9_MLB) | 08/23/2006 |
| 10 | CPU FSB | T9_NOME | 01/25/2007 |
| 11 | CPU Power & Ground | T9_NOME | 01/25/2007 |
| 12 | CPU Decoupling & VID | M75_MLB | 12/07/2006 |
| 13 | eXtended Debug Port (XDP) | T9_NOME | 01/22/2007 |
| 14 | NB CPU Interface | T9_NOME | 01/25/2007 |
| 15 | NB PEG / Video Interfaces | T9_NOME | 03/19/2007 |
| 16 | NB Misc Interfaces | T9_NOME | 01/25/2007 |
| 17 | NB DDR2 Interfaces | T9_NOME | 01/25/2007 |
| 18 | NB Power 1 | T9_NOME | 01/25/2007 |
| 19 | NB Power 2 | T9_NOME | 01/25/2007 |
| 20 | NB Grounds | T9_NOME | 01/25/2007 |
| 21 | NB Standard Decoupling | T9_NOME | 12/21/2006 |
| 22 | NB Graphics Decoupling | M75_MLB | 03/20/2007 |
| 23 | SB Enet, Disk, FSB, LPC | T9_NOME | 01/25/2007 |
| 24 | SB PCI, PCIe, DMI, USB | T9_NOME | 01/25/2007 |
| 25 | SB Pwr Mgt, GPIO, Clink | M75_MLB | 04/02/2007 |
| 26 | SB Power & Ground | T9_NOME | 01/25/2007 |
| 27 | SB Decoupling | T9_NOME | 01/25/2007 |
| 28 | SB Misc | M75_MLB | 03/19/2007 |
| 29 | Clock (CK505) | T9_NOME | 01/25/2007 |
| 30 | Clock Termination | M75_MLB | 03/19/2007 |
| 31 | DDR2 SO-DIMM Connector A | M75_MLB | 03/19/2007 |
| 32 | DDR2 SO-DIMM Connector B | M75_MLB | 03/19/2007 |
| 33 | Memory Active Termination | (MASTER) | (MASTER) |
| 34 | Left I/O Board Connector | (MASTER) | (MASTER) |
| 35 | Ethernet (Yukon) | T9_NOME | 01/25/2007 |
| 36 | Yukon Power Control | T9_NOME | 03/19/2007 |
| 37 | Ethernet Connector | M75_MLB | 12/21/2006 |
| 38 | FireWire Link (TSB83AA22) | M75_MLB | 12/04/2006 |
| 39 | FireWire PHY (TSB83AA22) | M75_MLB | 12/04/2006 |
| 40 | FireWire Port Power | M75_MLB | 03/07/2007 |
| 41 | FireWire Ports | M75_MLB | 12/04/2006 |
| 42 | PATA Connector | M75_MLB | 12/07/2006 |
| 43 | External USB Connector | M75_MLB | 12/04/2006 |
| 44 | Left Clutch Barrel Interconnect | M75_MLB | 12/21/2006 |
| 45 | SMC | T9_NOME | 12/21/2006 |


| Page | Contents | Sync | Date |
|------|-------------------------------------|----------|------------|
| 46 | SMC Support | M75_MLB | 04/25/2007 |
| 47 | LPC+ Debug Connector | M75_MLB | 12/04/2006 |
| 48 | SMBus Connections | (MASTER) | (MASTER) |
| 49 | Current & Voltage Sensing | M75_MLB | 03/19/2007 |
| 50 | Current Sensing | M75_MLB | 03/19/2007 |
| 51 | Thermal Sensors | M75_MLB | 03/19/2007 |
| 52 | Fan Connectors | M75_MLB | 12/04/2006 |
| 53 | Current & Thermal Sensors | (MASTER) | (MASTER) |
| 54 | ALS Support | M75_MLB | 12/04/2006 |
| 55 | Sudden Motion Sensor (SMS) | M75_MLB | 12/04/2006 |
| 56 | SPI BootROM | T9_NOME | 01/25/2007 |
| 57 | DC-In & Battery Connectors | (MASTER) | (MASTER) |
| 58 | Power FETs | M75_MLB | 04/24/2007 |
| 59 | IMVP6 CPU VCore Regulator | (MASTER) | (MASTER) |
| 60 | IMVP6 NB Gfx Core Regulator | M75_MLB | 03/05/2007 |
| 61 | 5V / 3.3V Power Supply | M75_MLB | 12/04/2006 |
| 62 | 1.25V / 1.05V Power Supply | M75_MLB | 03/05/2007 |
| 63 | 1.8V DDR2 Supply | M75_MLB | 12/04/2006 |
| 64 | 1.5V Power Supply | M75_MLB | 03/05/2007 |
| 65 | FW PHY Power Supplies | M75_MLB | 12/04/2006 |
| 66 | 3.425V G3Hot Supply & Power Control | M75_MLB | 04/02/2007 |
| 67 | PBus Supply & Batt. Charger | M75_LIO | 03/08/2007 |
| 68 | NV G84M PCI-E | M75_MLB | 03/19/2007 |
| 69 | NV G84M Core/FB Power | M75_MLB | 03/19/2007 |
| 70 | NV G84M Frame Buffer I/F | M75_MLB | 03/19/2007 |
| 71 | GDDR3 Frame Buffer A | M75_MLB | 04/02/2007 |
| 72 | GDDR3 Frame Buffer B | M75_MLB | 04/02/2007 |
| 73 | NV G84M GPIO/MIO/Misc | M75_MLB | 03/19/2007 |
| 74 | GPU Straps | M75_MLB | 04/02/2007 |
| 75 | NV G84M Video Interfaces | M75_MLB | 03/19/2007 |
| 76 | GPU (G84M) Core Supply | M75_MLB | 03/21/2007 |
| 77 | LVDS Display Connector | M75_MLB | 03/19/2007 |
| 78 | DVI Display Connector | M75_MLB | 03/19/2007 |
| 79 | LVDS Interface Mux | M75_MLB | 03/19/2007 |
| 80 | M76 Specific Connectors | (MASTER) | (MASTER) |
| 81 | Inverter Support | M75_LIO | 01/23/2007 |
| 82 | Inverter Control IC | M75_LIO | 01/23/2007 |
| 83 | CPU/FSB Constraints | T9_NOME | 01/25/2007 |
| 84 | NB Constraints | T9_NOME | 01/25/2007 |
| 85 | Memory Constraints | T9_NOME | 01/25/2007 |
| 86 | SB Constraints (1 of 2) | T9_NOME | 01/25/2007 |
| 87 | SB Constraints (2 of 2) | T9_NOME | 01/25/2007 |
| 88 | Clock & SMC Constraints | T9_NOME | 01/25/2007 |
| 89 | FireWire Constraints | T9_NOME | 01/25/2007 |
| 90 | GPU (G84M) Constraints | M75_MLB | 01/26/2007 |


| Page | Contents | Sync | Date |
|------|--------------------------|---------|------------|
| 91 | M76 Specific Constraints | M76_MLB | 02/02/2007 |
| 92 | M75/M76 Rule Definitions | M76_MLB | 02/02/2007 |

Schematic / PCB #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|-----------------|---------------|----------|------------|
| 051-7261 | 1 | SCHEM,MLB,MBP17 | SCH | CRITICAL | |
| 820-2132 | 1 | PCB,F,MLB,MBP17 | PCB | CRITICAL | |

DRAWING
 TITLE=MLB
 ABBREV=DRAWING
 LAST MODIFIED=Mon May 7 19:12:36 2007

| | | | | | |
|--|-------|-------------------------------------|-----------|---|--|
| DIMENSIONS ARE IN MILLIMETERS | | METRIC | | Apple Computer Inc. | |
| XX : | _____ | DRAFTER | DESIGN CK | NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |
| X.XX : | _____ | ENG APPD | MFG APPD | | |
| X.XXX : | _____ | QA APPD | DESIGNER | | |
| ANGLES : | _____ | RELEASE | SCALE | | |
| DO NOT SCALE DRAWING | | NONE | | TITLE | |
|  THIRD ANGLE PROJECTION | | MATERIAL/FINISH NOTED AS APPLICABLE | | DRAWING NUMBER 051-7261 | |
| | | SIZE D | | REV. A.0.0 SHEET 1 OF 92 | |



System Block Diagram

SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHEET 2 | OF 92 |



Power Block Diagram

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 4 | 92 | |

8

7

6

5

4

3

2

1

BOM Variants

| BOM NUMBER | BOM NAME | BOM OPTIONS |
|------------|------------------------------------|---|
| 630-7943 | PCBA, 2.4GHZ, BTR, VRAM-SAM, MBP17 | M76_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, INV_BYPASS, EEE_X6P |
| 630-8549 | PCBA, 2.4GHZ, BTR, VRAM-HY, MBP17 | M76_COMMON, CPU_2_4GHZ, FB_256_HYNIX, INV_BYPASS, EEE_XWU |
| 630-8732 | PCBA, 2.4GHZ, CTO, VRAM-SAM, MBP17 | M76_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, M76_CTO, EEE_XZ6 |
| 630-8733 | PCBA, 2.4GHZ, CTO, VRAM-HY, MBP17 | M76_COMMON, CPU_2_4GHZ, FB_256_HYNIX, M76_CTO, EEE_XZ7 |

M76 BOM Groups

| BOM GROUP | BOM OPTIONS |
|---------------|---|
| M76_COMMON | COMMON, ALTERNATE, M76_COMMON1, M76_COMMON2, M76_DEBUG, M76_PROGPARTS, ISL6257H |
| M76_COMMON1 | EXTGPU_RST_HW, ISL9504B, LVDS_SEL_RESUME, ONEWIRE_PU, CPU_NTC_A, GPU_XW1 |
| M76_COMMON2 | P1V8S3_1V825_GPUFB, SLG2AP101, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN |
| M76_CTO | INV_SPLIT, INV_17INCH |
| M76_DEBUG | SMC_DEBUG_NO, XDP, LPCPLUS |
| M76_PROGPARTS | BOOTROM_PROG, SMC_PROG |

| BOM GROUP | BOM OPTIONS |
|----------------|--|
| FB_256_SAMSUNG | VRAM_256, VRAM_SAMSUNG, VRAM_256_SAMSUNG |
| FB_256_HYNIX | VRAM_256, VRAM_HYNIX, VRAM_256_HYNIX |

Bar Code Labels / EEE #'s

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|----------------------------------|---------------|----------|------------|
| 826-4393 | 1 | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:X6P] | CRITICAL | EEE_X6P |
| 826-4393 | 1 | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:XWU] | CRITICAL | EEE_XWU |
| 826-4393 | 1 | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:XZ6] | CRITICAL | EEE_XZ6 |
| 826-4393 | 1 | LBL, P/N LABEL, PCB, 28MM X 6 MM | [EEE:XZ7] | CRITICAL | EEE_XZ7 |

Module Parts

| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--|---------------|----------|------------|
| 338S0388 | 1 | IC, GPU, NV G84M, BGA | U8000 | CRITICAL | |
| 338S0432 | 1 | IC, NB, CRESTLINE, GM, CO, PRO, 965PM | U1400 | CRITICAL | |
| 338S0434 | 1 | IC, SB, ICH8M, B1, PRO, BGA | U2300 | CRITICAL | |
| 353S1461 | 1 | IC, ISL9504, SYNC REG CTRL, 2PHAS, QFN48, LF | U7100 | CRITICAL | ISL9504A |
| 353S1651 | 1 | IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48 | U7100 | CRITICAL | ISL9504B |

| | | | | | |
|----------|---|---|-------|----------|---------------|
| 359S0127 | 1 | IC, 68 PIN, CK505, LOW POWER CLOCK GENER | U2900 | CRITICAL | SLG8LP537 |
| 359S0130 | 1 | IC, SLG2AP101, LW PWR CLK GEN, CK505, QFN68 | U2900 | CRITICAL | SLG2AP101 |
| 338S0386 | 1 | IC, 88EB058, GIGABIT ENET XCVR, 64P QFN | U3700 | CRITICAL | |
| 338S0274 | 1 | IC, SMC, HS8/2116 | U4900 | CRITICAL | SMC_BLANK |
| 341S2050 | 1 | IC, SMC, DEVELOPMENT, M76 | U4900 | CRITICAL | SMC_PROG |
| 335S0384 | 1 | IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8 | U6100 | CRITICAL | BOOTROM_BLANK |
| 341S2002 | 1 | IC, EFI ROM, DEVELOPMENT, M75 | U6100 | CRITICAL | BOOTROM_PROG |

| | | | | | |
|----------|---|--|----------------------------|----------|------------------|
| 333S0382 | 4 | IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA | U8400, U8450, U8500, U8550 | CRITICAL | VRAM_256_SAMSUNG |
| 333S0401 | 4 | IC, SGRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA | U8400, U8450, U8500, U8550 | CRITICAL | VRAM_256_HYNIX |
| 337S3465 | 1 | IC, MDC, SR, E1, PRO, 2.4G, 35W, 800FSB, 4M, BGA | U1000 | CRITICAL | CPU_2_4GHZ |

Alternate Parts

| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|--|
| 15780011 | 15780030 | | ALL | BAR ALL TO TRF/SITech magnetica |
| 15280476 | 15280276 | | ALL | Inductor alternate |
| 13880603 | 13880602 | | ALL | replace all to matching your assembly page |
| 353S1681 | 353S1294 | | ALL | to alternate to national |
| 37680543 | 37680466 | | ALL | new alternate to allomedia direct |
| 37680526 | 37680451 | | ALL | replace all to alternate to smp770 |

BOM Configuration

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 5 | | |

8

7

6

5

4


3

2

1

| | | | | | | | | |
|---|--|---|---|---|---|---|---|---|
| | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| | <p>DVT</p> <p>13.1.0: 3/05/07 -- Integrated m75/mlb pages 22,25,28,30-32,50,53-55,72,74,76,78,80-82,84-90,94,95 through: Change 46833 by cerickso@m75_mlb_051-7225_12.5.0_tmp.Ecad on 2007/03/02 09:49:13 Changes since previous major release (12.3.0): - LVDS Connector: Changed pin 5 of connector from NC to PP3V3_SW_LCD (in case we add extra cable for power - rdar://5024882) - NB GFX Decoupling: Added R2260 (0.3 ohm, 0603) to bring ESR of regulator output cap in spec (rdar://5000272) Changes since previous major release (12.2.0): - Left Clutch IC: Updated both I-PEX connectors to new APN (part update for shell plating) - NB GFX Core: Changed Vcore controller to ISL6263B (part consolidation effort between Apple/Intersil - rdar://5009109) - Power Supplies: Replaced APN 152S0511 with 152S0368 (duplicate APNs for same part - rdar://5009109) - Thermal Sensors: Updated topology of EMC1033 sensors (removed shorts, changed connector caps to 18pF) - NB GFX Decoupling/Power Aliases: Connected VCCD_CRT of NB to GND per CRT disable guidelines Changes since previous bom release (12.0.0): - GPU FB: Changed cal resistors per Nvidia PUN (R8290 to 45.3 ohm and R8291 to 24.9 ohm) - GPU FB: Changed unterminated-mode reference voltage to 40% (R8297 -> 1.02k, R8432/82, R8532/82 -> 2.21K) - Power Sequencing: Removed U7885/C7885 to take GFX_PGOOD out of PWR_OK chain (rdar://4974927) - GPU Vcore: NO STUFFED all PWRCTL related components (feature not to be supported) - GPU Vcore: Updated voltage setpoints to 1.000/1.070/1.125V - SB GPIOs: Sync'd page25.csa to T9_MLB to get pullup updates - Thermal Sensors: Updated topology of EMC1033 filter caps (added C5515 next to IC, moved other caps to connectors) 3/5/07 -- Added GPU Vcore VFB resistor BOM table and GCORE_M76 BOM Option to M76_COMMON BOM group. 3/5/07 -- Removed RX3920-RX3927. 3/5/07 -- FireWire: Changed to Rev C of TI FireWire MCM (APN: 338S0435) 3/5/07 -- ODD Conn: Changed ODD power FET to FDC606P (from FDC638P) for reduced Rds(on) 3/5/07 -- Changed 1.8V supply feedback resistors R7520 to 21.5K 0.1% and R7521 15.0K 0.1%.% 13.2.0 3/07/07 -- Integrated m75/mlb pages 25,42,70 through: Change 47192 by cerickso@m75_mlb_051-7225_12.7.0_tmp.Ecad on 2007/03/06 18:36:54 Changes since previous major release (12.6.0): - FireWire Ports: Changed D4260 to PDS540 for higher current capacity - SB GPIOs: Changed R2514 from pulldown to pullup to correct auto power-on issue (Linda card detect GPIO) 3/07/07 -- Q7080 PP1V8_GPU FET changed for lower Rds on from FDM6296 to RJK0301DPB 13.3.0 3/08/07 -- Removed =PP1V5_S0_NB_VCCD_CRT alias to PP1V5_S0 since VCCD_CRT is GNDed per CRT disable guidelines. 3/08/07 -- Battery charge current limit circuit changes. 3/08/07 -- Changed R9811 from 15.0K to 14.0K. This is so that M57 inverter and split inverter can use same backlight table. 3/08/07 -- Changed R9950 from 220K to NOSTUFF to improve current and voltage asymmetry ratio. 3/08/07 -- Changed BOM option on R9960 511K from NOSTUFF to INV_SPLIT to improve current and voltage asymmetry ratio. 3/08/07 -- Integrated CSA pg. 55 through: Change 47450 by cerickso@m75_mlb_051-7225_12.8.0_tmp.Ecad on 2007/03/08 10:49:26 Changes since previous major release (12.7.0): - Thermal Sensors: Added R5515/R5516 in case low pass filter is needed for EMC1033 3/08/07 -- Integrated CSA pg. 79 through: Change 47440 by xyang@m75_luo_051-7226_7.9.0_tmp.Ecad on 2007/03/08 10:25:46 Changed Charger PWM limit resistor according to MARC K.'S M70 values 13.4.0 3/12/07 -- Added BOM option P1V8S3_1V825 to M76_COMMON2 BOM group. 3/12/07 -- Modified R7520 and R7521 to use symbols for 0.1% resistors. Removed OMIT BOM option from R7521. Changed BOM options for R7520 to choose between 1.8V or 1.825V 0.1% resistors. 14.0.0 3/14/07 -- Removed BOM option for HDCP as feature is removed. 3/14/07 -- Moved =PP1V8_GPU_P1V8GPFET from PP1V8_S3_ISNS to PP1V8_S3. This is to remove the current sense resistor from the GPU 1.8V path. Cleaned up unused aliases. 3/14/07 -- Constraints: Constrained WWAN_SIM signals to 50 ohms 3/14/07 -- Integrated m75/mlb CSA pages 55 & 78 through: Change 48122 by cerickso@cerickso_m75.Ecad on 2007/03/14 15:27:36 - Thermal Sensors/Aliases: Changed mounting pads of Th2H sensor connector to left clutch chassis gnd - Power Control: Corrected alias connections for 5V/3V3 S5 enable signals 14.1.0 3/14/07 -- Moved =PP1V8_S0_P1V8S0FET from PP1V8_S3_ISNS to PP1V8_S3. 14.2.0 3/15/07 -- Changes to low voltage inverter for M76 piezo. 14.5.0 3/19/07 -- Integrated m75/mlb CSA pgs. 28,30-32,50,53-55,80-82,84-88,90,94,95 through: Change 48405 by cerickso@m75_mlb_051-7225_13.3.0_tmp.Ecad on 2007/03/16 12:18:46 Changes since previous major release (13.2.0): - Thermal Sensors: Moved remote sensor U5500 to SMC SMBus A and S3 power rail to clear I2C addr clash 3/19/07 --Integrated t9/mlb_nOME CSA pgs. 15 & 38 through: Change 48372 by wferry@wferry_projects.Ecad on 2007/03/16 09:11:01 Quick submit of T9 nOME branch. Major release will follow once changes are properly documented in Radar and revision history. Page 15: Sync from main-line (renamed LVDS_VREFx nets). Page 38: Changed Yukon crystal load caps to 18pF per radar://4946795 (really radar://4945362). 3/19/07 -- Added OMIT BOM option to L4731 and L4741. 3/19/07 -- Added BOM table with 0 Ohm 0603 resistors at L4731,L4741. 3/19/07 -- SMBus: moved Remote Temps from SMC B to SMC A in order to use EMC1043-5. 3/19/07 -- <rdar://problem/5070179> BOM update: boost circuit open causes MLB & SIMM damage (see 5064997) Deleted R7364 and made C7364 0603 size, still 0.1uF (132S0100). Deleted R7420 and R7470 and made C7420 and C7470 0603 size, still 0.1uF (132S0100). Deleted R7525 and made C7525 0805 size, still 0.1uF (132S0201). Deleted R7615 and made C7615 0603 size, still 0.1uF (132S0100). Deleted R8915 and made C8915 0603 size, still 0.1uF (132S0100). 3/19/07 -- Changes to low voltage inverter for M76 piezo. L9950 changed from 152S0527 (15uH, 2.8A, 115mOhm) to 152S0585 (22uH, 2.8A, 129mOhm). 14.6.0 3/19/07 -- Integrated m75/mlb CSA pgs. 55 & 78 through: Change 48590 by cerickso@m75_mlb_051-7225_13.4.0_tmp.Ecad on 2007/03/19 14:26:14 Changes since previous major release (13.3.0): - Thermal Sensors: Updated U5500 power alias to indicate device should be on S3 rail - Power Control: Added U7858 to level shift PM_G2_EN to 3.42V to 5V 3/19/07 -- Updated SMC A SMBus information for Left I/O Board and Top-Case. 3/19/07 -- Deleted R7324 and made C7324 0603 size, still 0.1uF (132S0100). 14.7.0 3/19/07 -- Added three 0603 0 ohm resistors R4740-R4742 for EMC return current path. 3/19/07 -- Battery charge current limit circuit changes for max charge current of 4.5A. 3/19/07 -- Integrated m75/mlb CSA pgs. 22 & 78 through: Change 48660 by cerickso@m75_mlb_051-7225_13.5.0_tmp.Ecad on 2007/03/19 20:17:1 Changes since previous major release (13.4.0): - Power Control: Tied all 4 5V/3.3V enables (EN1, EN2, EN3 and EN5) together as part of PM_G2_EN 14.8.0 3/21/07 -- Integrated m75/mlb CSA pgs. 84,85 & 89 through: Change 48885 by cerickso@m75_mlb_051-7225_14.0.0_tmp.Ecad on 2007/03/20 21:27:14 This fab release is for DVT! Changes since previous major release (13.5.0): - GPU Vcore: Updated setpoints for GPU Vcore based upon Nvidia Vmin (i.e. 1.05V, 1.05V, 1.05V, 1.125V) - FB: Changed FB VREF caps to 2x0.0047uF as required by Nvidia PUN 02736-001-v07 (which requests 1x0.01uF) 3/21/07 -- <rdar://problem/4838347> EMC - M76 MLB changes Change BOM option on L4764 to OMIT and added BOM table entry for 0 ohm resistor at L4764. 3/21/07 -- <rdar://problem/5073301> M76: Change GPU Vmin Changed resistors for M76 Vcore setpoints (i.e. 1.05V, 1.05V, 1.05V, 1.125V, 1.25V) Removed NOSTUFF BOM option from R8924. Changed R8924 to 28K. Changed R8925 to 16.9K. Changed table text notes. 3/22/07 -- Items relating to <rdar://problem/5061583> Task: Current Surge When Insert Battery Without AC Plugged-In 3/22/07 -- Added D7903 for voltage ripple on ISL6257 BOOT and PHASE pins. 3/22/07 -- Added Q7970 for potential battery inrush current. 15.0.0 3/26/07 -- Removed C7930 and R7903 for space reasons. 15.2.0 3/28/07 -- Change BOM option for 1.8V regulator feedback to 1.8V GPU FET input. 3/28/07 -- Added XW7580 and R7580 for option to tie 1.8V S3 regulator feedback point to input of 1.8V GPU FET. 3/28/07 -- Integrated m75/mlb CSA pg. 87 through Change 49919 by cerickso@cerickso_m75.Ecad on 2007/03/28 14:28:29 Changes since previous fab release (14.0.0): - GPU Straps: Added PCI_DEVID<3..0> pullup straps 15.3.0 3/29/07-- Moved XW7580 to XW0980, and R7580 to R0980. 15.4.0 3/31/97 -- Changed C9950 from 22uF to 10uF for acoustic noise per Flo Kim. 3/31/97 --Added C9951 B2 case size as placeholder for new cap for acoustic noise per Flo Kim.</p> | | | | | | | |
| D | | | | | | | | D |
| | | | | | | | | |
| C | | | | | | | | C |
| | | | | | | | | |
| B | | | | | | | | B |
| | | | | | | | | |
| A | | | | | | | | A |

| Revision History | | |
|--|---------------|--|
| SYNC_MASTER=N/A | SYNC_DATE=N/A | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|---|------------------|----------------------------|---------------|
|  APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHT 6 | OF 92 |

Functional Test Points

Fan Connectors

| FUNC_TEST | TP | TP | TP |
|----------------------|----|----|----|
| TRUE =PP5V_S0_FAN_LT | 8 | 52 | |
| TRUE FAN_LT_PWM | 52 | | |
| TRUE FAN_LT_TACH | 52 | | |
| TRUE FAN_RT_PWM | 52 | | |
| TRUE FAN_RT_TACH | 52 | | |

LPC+ Debug Connector

| FUNC_TEST | TP | TP | TP |
|-------------------------|----|----|----|
| TRUE =PP3V3_S5_LPCPLUS | 8 | 47 | |
| TRUE =PP5V_S0_LPCPLUS | 8 | 47 | |
| TRUE LPC_AD<0> | 23 | 45 | 47 |
| TRUE LPC_AD<1> | 23 | 45 | 47 |
| TRUE LPC_FRAME_L | 23 | 45 | 47 |
| TRUE PM_CLKRUN_L | 25 | 45 | 47 |
| TRUE BOOT_LPC_SPI_L | 24 | 47 | |
| TRUE SMC_TMS | 45 | 46 | 47 |
| TRUE DEBUG_RESET_L | 28 | 47 | |
| TRUE SMC_TRST_L | 45 | 47 | |
| TRUE SMC_TDO | 45 | 46 | 47 |
| TRUE SMC_MD1 | 45 | 47 | |
| TRUE SMC_TX_L | 43 | 45 | 46 |
| TRUE FWH_INIT_L | 47 | | |
| TRUE PCI_CLK33M_LPCPLUS | 30 | 47 | 88 |
| TRUE LPC_AD<2> | 23 | 45 | 47 |
| TRUE LPC_AD<3> | 23 | 45 | 47 |
| TRUE INT_SERIO | 25 | 45 | 47 |
| TRUE PM_SUS_STAT_L | 25 | 45 | 46 |
| TRUE SMC_TDI | 45 | 46 | 47 |
| TRUE SMC_TCK | 45 | 46 | 47 |
| TRUE SMC_RESET_L | 45 | 46 | 47 |
| TRUE SMC_NMI | 45 | 47 | |
| TRUE SMC_RX_L | 43 | 45 | 46 |
| TRUE LINDACARD_GPIO | 25 | 47 | |

Left ALS

| FUNC_TEST | TP | TP |
|---------------|----|----|
| TRUE ALS_GAIN | 34 | 54 |
| TRUE LALS_OUT | 34 | 54 |
| TRUE GND | | |

Thermal Diode Connectors

| FUNC_TEST | TP | TP |
|---------------------|----|----|
| TRUE HSTHMSNS_D_P | 51 | 91 |
| TRUE HSTHMSNS_D_N | 51 | |
| TRUE RSFSTHMSNS_D_P | 51 | 91 |
| TRUE RSFSTHMSNS_D_N | 51 | |
| TRUE CPUTHMSNS_D2_P | 51 | 91 |
| TRUE CPUTHMSNS_D2_N | 51 | |

System Validation TPs

| FUNC_TEST | TP | TP | TP |
|---------------------|----|----|----|
| TRUE CPU_PWRGD | 10 | 13 | 23 |
| TRUE CPU_DPSLP_L | 7 | 10 | 23 |
| TRUE PM_DPRS_LPVR | 16 | 25 | 59 |
| TRUE CPU_DPSLP_L | 7 | 10 | 23 |
| TRUE PM_LAN_ENABLE | 25 | 45 | |
| TRUE PCI_RST_L | 24 | 28 | |
| TRUE PM_RSMRST_L | 25 | 45 | |
| TRUE PM_SB_PWR0K | 9 | 25 | 28 |
| TRUE SB_RTC_RST_L | 23 | 28 | |
| TRUE PM_STPCPU_L | 25 | 29 | 30 |
| TRUE PM_STPPCI_L | 25 | 29 | 30 |
| TRUE VR_PWRGD_CLKEN | 25 | 28 | |
| TRUE VR_PWRGD_DELAY | 9 | 16 | 28 |
| TRUE FSB_CPURST_L | 10 | 13 | 14 |
| TRUE FSB_CPUSLP_L | 10 | 14 | 83 |
| TRUE FSB_DPWR_L | 10 | 14 | 83 |
| TRUE NB_SB_SYNC_L | 16 | 25 | |
| TRUE PM_BMBUSY_L | 16 | 25 | |

Battery Digital Connector

| FUNC_TEST | TP | TP | TP |
|--------------------------|----|----|----|
| TRUE SMC_BS_ALERT_L | 45 | 46 | 57 |
| TRUE =SMBUS_BATT_SCL | 48 | 57 | |
| TRUE =SMBUS_BATT_SDA | 48 | 57 | |
| TRUE =BATT_POS | 57 | 67 | |
| TRUE =BATT_NEG | 57 | 67 | |
| TRUE GND (HOST_DETECT_L) | | | |

Left I/O Power Connector

| FUNC_TEST | TP | TP | TP |
|--------------------------|----|----|----|
| TRUE PP18V5_DCIN | 57 | | |
| TRUE =PPBUS_G3H_LIO_CONN | 8 | 57 | |
| TRUE GND | | | |

Request for 2 test points
Request for 3 test points

Request for at least 10 GND test points
NOTE: 10 additional GND test points are called out separately in these notes.

RTC Battery Connector

| FUNC_TEST | TP | TP |
|---------------------|----|----|
| TRUE PPVBATT_G3_RTC | 28 | |
| TRUE GND | | |

Current Sense Calibration

| FUNC_TEST | TP | TP | TP |
|----------------------------|----|----|----|
| TRUE ISENSE_CAL_EN | 45 | 49 | |
| TRUE =PP5V_S0_ISENSECAL | 8 | 49 | |
| TRUE =PPVCORE_S0_NBGFX_REG | 8 | 60 | |
| TRUE =PPVCORE_S0_CPU_REG | 8 | 49 | 59 |
| TRUE =PPVCORE_GPU_REG | 8 | 49 | 76 |
| TRUE GND | | | |

2 TPs per

6 TPs, 2 with each of above TP pairs

Left Clutch Barrel Connector

| FUNC_TEST | TP | TP | TP |
|-----------------------|----|----|----|
| TRUE PP5V_S3_CAMERA_F | 44 | | |
| TRUE USB_CAMERA_F_N | 44 | 91 | |
| TRUE USB_CAMERA_F_P | 44 | 91 | |
| TRUE PP5V_S3_WWAN_F | 44 | | |
| TRUE USB_WWAN_F_N | 44 | 91 | |
| TRUE USB_WWAN_F_P | 44 | 91 | |

Other Func Test Points

| FUNC_TEST | TP | TP | TP |
|------------------|----|----|----|
| TRUE PM_SYSRST_L | 25 | 28 | 45 |
| TRUE SMC_ONOFF_L | 45 | 46 | 80 |

ICT Test Points

CPU FSB NO_TESTS

| MAKE BASE | NO_TEST | TP | TP |
|-----------|--------------------|----|----|
| TRUE | FSB_A_L<31..3> | 10 | 14 |
| TRUE | FSB_ADS_L | 10 | 14 |
| TRUE | FSB_ADSTB_L<1..0> | 10 | 14 |
| TRUE | FSB_BNR_L | 10 | 14 |
| TRUE | FSB_BREQ0_L | 10 | 14 |
| TRUE | FSB_D_L<63..0> | 10 | 14 |
| TRUE | FSB_DBSY_L | 10 | 14 |
| TRUE | FSB_DINV_L<3..0> | 10 | 14 |
| TRUE | FSB_DRDY_L | 10 | 14 |
| TRUE | FSB_DSTB_L_N<3..0> | 10 | 14 |
| TRUE | FSB_DSTB_L_P<3..0> | 10 | 14 |
| TRUE | FSB_HIT_L | 10 | 14 |
| TRUE | FSB_HITM_L | 10 | 14 |
| TRUE | FSB_LOCK_L | 10 | 14 |
| TRUE | FSB_REQ_L<4..0> | 10 | 14 |
| TRUE | TRUE NC_CPU_RSVD5 | | 10 |
| TRUE | TRUE TP_CPU_RSVD5 | | 10 |

NB NO_TESTS

| MAKE BASE | NO_TEST | TP | TP |
|-----------|-------------------------|----|----|
| TRUE | NC_NB_NC<1..16> | | 16 |
| TRUE | TRUE NC_NB_RSVD<26..27> | | 16 |
| TRUE | TRUE NC_NB_RSVD<24> | | 16 |
| TRUE | TRUE TP_NB_NC<1..16> | | 16 |
| TRUE | TRUE TP_NB_RSVD<26..27> | | 16 |
| TRUE | TRUE TP_NB_RSVD<24> | | 16 |

GPU NO_TESTS

| NO_TEST | TP | TP |
|---------------------------|----|----|
| TRUE LVDS_L_CLK_P | 75 | 79 |
| TRUE LVDS_L_DATA_P<0> | 75 | 79 |
| TRUE TP_GPU_MIOB_CLKIN | 74 | |
| TRUE TP_GPU_MIOB_CLKOUT_P | 74 | |
| TRUE TP_GPU_MIOB_CTL3 | 74 | |
| TRUE NC_GPUVCORE_VFB_PC0 | 74 | |
| TRUE NC_GPUVCORE_VFB_PC1 | 74 | |

Inverter Connector

| FUNC_TEST | TP | TP | TP |
|-----------------------------|----|----|----|
| TRUE PPBUS_S0_LCDBKLT_FUSED | 82 | | |
| TRUE =GND_CHASSIS_INVERTER | 9 | 82 | |
| TRUE PP5V_SW_LCDBKLT | 81 | 82 | |
| TRUE LCDBKLT_PWM | 81 | 82 | |
| TRUE GND | | | |

IR & Sleep LED Connector

| FUNC_TEST | TP | TP | TP |
|--------------------|----|----|----|
| TRUE =PP5V_S3_IR | 8 | 80 | |
| TRUE USB_IR_N | 24 | 80 | 86 |
| TRUE USB_IR_P | 24 | 80 | 86 |
| TRUE SYS_LED_ANODE | 46 | 80 | |
| TRUE GND | | | |

Functional / ICT Test

SYNC_MASTER=MASTER SYNC_DATE=MASTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-------|----------------|-------|
| APPLE COMPUTER INC. | SCALE | DRAWING NUMBER | REV. |
| | NONE | D 051-7261 | A.0.0 |
| | SHT | OF | |
| | 7 | 92 | |




Power Aliases

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|---------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHEET 8 | OF 92 |




| | | | |
|------------|---------------------|------------------|----|
| 28 25 7 | PM_SB_PWROK | =SB_CLINK_MPWROK | 25 |
| 59 28 16 7 | VR_PWRGOOD_DELAY | =NB_CLINK_MPWROK | 16 |
| 68 30 | PEG_CLK100M_GPU_P | PEG_CLK100M_P | 88 |
| 68 30 | PEG_CLK100M_GPU_N | PEG_CLK100M_N | 88 |
| 55 | SMC_SMS_INT | =SMC_SMS_INT | 45 |
| 60 | GFX_VR_EN | =GFX_VR_EN | 16 |
| 79 | PM_ALL_NBGFX_PGOOD | GFXIMVP6_PGOOD | 60 |
| 60 | GFXIMVP6_VID<4..0> | GFX_VID<4..0> | 16 |
| 79 28 24 7 | PLT_RST_L | PLT_RESET_L | 81 |
| 46 | SMC_ENRGYSTR_LDO_EN | PBUS_LDO_EN | 67 |
| | TP_MEM_A_A<15> | MEM_A_A<15> | 31 |
| | TP_MEM_B_A<15> | MEM_B_A<15> | 32 |



Stuff either R7520 or R0980.

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------|-------------------------|----------|------------------|
| 10350192 | 1 | RES,MTL FILM,21K,0.1,0402,SM,LF | R7580 | CRITICAL | P1V8S3_1V8_GPUFB |


Thermal Module Holes




All holes are plated through holes with two exceptions:

- GND_CHASSIS_RIGHT_FAN_NOTCH (to the left of small well on lower board edge near USB)
- GND_CHASSIS_BATTCONN_HOLE (to the left of DIMM cutout near board edge)


Chassis GNDS




Digital Ground



RAM door (Torx) holes




Frame holes




GND_CHASSIS_BATTCONN_HOLE = GND_BATT_CHGND

Chassis connection to be made at the mounting hole east of the LVDS connector



| Signal Aliases | | |
|--|----------------------|--|
| SYNC_MASTER=(T9_MLB) | SYNC_DATE=08/23/2006 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 9 | 92 | |



(CPU CORE POWER)
=PPVCORE_S0_CPU_ 11 12 49

Standard Voltage:

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

Low Voltage:

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

Ultra Low Voltage:

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)
=PP1V05_S0_CPU_ 10 12 13

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)



(CPU INTERNAL PLL POWER 1.5V)
=PP1V5_S0_CPU_ 12

130 mA

- VID0 AD6 CPU_VID<0>
- VID1 AF5 CPU_VID<1>
- VID2 AE5 CPU_VID<2>
- VID3 AF4 CPU_VID<3>
- VID4 AE3 CPU_VID<4>
- VID5 AF3 CPU_VID<5>
- VID6 AE2 CPU_VID<6>

VCCSENSE AF7 CPU_VCCSENSE_P

VSSSENSE AE7 CPU_VCCSENSE_N



CPU Power & Ground

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 11 | 92 | |

Current numbers from Merom for Santa Rosa EMTS, doc #22221.


CPU VCORE HF AND BULK DECOUPLING




CPU VCORE VID CONNECTIONS

83 11 CPU_VID<0..6> == IMVP6_VID<0..6> 7 59 83
MAKE_BASE=TRUE

VCCP (CPU I/O) DECOUPLING



VCCA (CPU AVdd) DECOUPLING




CPU Decoupling & VID

SYNC_MASTER=M75_MLB SYNC_DATE=12/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 12 OF 92 | | |
| NONE | | | |



NB CPU Interface
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 14 | | 92 |

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable


Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND. Can tie the following rails to GND: VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.

Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND. Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore). Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore). Tie VCC_AXG and VCC_AXG_NCTF to GND. Leave GFX_VID<3..0> and GFX_VR_EN as NC.



U1400 CRESTLINE (3 OF 10)

LVDS


PCI-EXPRESS GRAPHICS

TV

VGA

PPIV05_S0_NB_VCCPEG 19 21

R1510 24.9 14 1/16W HP-LF 2402



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SCALE, DRAWING NUMBER, SHEET, OF, REV. Values: NONE, 051-7261, 15, 92, A.0.0



APPLE COMPUTER INC.



| | |
|------------|--|
| NB_CFG<3> | RESERVED |
| NB_CFG<4> | RESERVED |
| NB_CFG<5> | High = DMIX4 Low = DMIX2 |
| NB_CFG<6> | RESERVED |
| NB_CFG<7> | RESERVED |
| NB_CFG<8> | RESERVED |
| NB_CFG<9> | High = Normal PCIe Graphics Lane Reversal Low = Reversed |
| NB_CFG<10> | RESERVED |
| NB_CFG<11> | RESERVED |
| NB_CFG<12> | See Below |
| NB_CFG<13> | See Below |
| NB_CFG<14> | RESERVED |
| NB_CFG<15> | RESERVED |
| NB_CFG<16> | High = Enabled FSB Dynamic ODT Low = Disabled |
| NB_CFG<17> | RESERVED |
| NB_CFG<18> | RESERVED |
| NB_CFG<19> | High = Reversed DMI Lane Reversal Low = Normal |
| NB_CFG<20> | High = Both active Concurrent Low = Only SDVO or PCIe x1 |

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation

NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access

NB Misc Interfaces


SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | | | |
|-------|------|----------------|----------|------|-------|
| SIZE | D | DRAWING NUMBER | 051-7261 | REV. | A.0.0 |
| SCALE | NONE | SHT | 16 | OF | 92 |




NB DDR2 Interfaces
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 17 | 92 | |




NCTF balls are Not Critical To Function
These connections can break without impacting part performance.

NB Power 1
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 18 | 92 | |



OMIT
U1400
CRESTLINE
FCBGA
(9 OF 10)
VSS


OMIT
U1400
CRESTLINE
FCBGA
(10 OF 10)
VSS

Crestline Thermal Diode Pins
Mainly for investigation. If not used,
alias these nets directly to GND.

TDE_SENSE vss302 T29 =NB_TDE_SENSE s1
NOTE: TDE = _P
TDE_FORCE vss303 T31 =NB_TDE_FORCE s1
TDB_FORCE vss304 T33 =NB_TDB_FORCE s1
NOTE: TDB = _N
TDB_SENSE vss305 R28 =NB_TDB_SENSE s1

NB Grounds
SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 20 OF 92 | | |
| NONE | | | |



Current numbers from Crestline EDS, doc #21749.

NB Standard Decoupling



SYNC_MASTER=T9_NOME SYNC_DATE=12/21/2006

NOTICE OF PROPRIETARY PROPERTY



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 21 | 92 | |




NOTE: This filter is required even if using only external graphics.
 VCCD_TV DAC also powers internal thermal sensors.



Crestline LVDS Support



GMCH Graphics Core Power




NB Graphics Decoupling

SYNC_MASTER=M75_MLB SYNC_DATE=03/20/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 22 | 92 | |




| HDA | |
|---------------|------------------------------------|
| HDA_BIT_CLK | 24.000MHZ CLOCK W/INTERNAL WEAK PD |
| HDA_RST# | |
| HDA_SDIN[0-2] | INTEGRATED PDS |
| HDA_SDOUT | INTEGRATED PD |
| ACZ_SYNC | INTEGRATED PD |

SB Enet, Disk, FSB, LPC
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 23 | | 92 |




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT


| I/F | GNT0# |
|-----|-------|
| LPC | 1 |
| SPI | 0 |

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS1# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



SB PCI, PCIe, DMI, USB
 SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 25 | | |






Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


| SB Decoupling | | |
|--|----------------------|--|
| SYNC_MASTER=T9_NOME | SYNC_DATE=01/25/2007 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 27 | 92 | |

Coin-Cell Connector




RTC Power Sources




Platform Reset Connections


Unbuffered



SB RTC Crystal




System Reset "Button"




SILK PART=SYS RST
This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Muxed GFX GPU Reset Support





ON POWER UP:
This delay ensures that GPU clocks run before GPU is released from reset (RC should reach schmitt trigger threshold at approx .8 ms nominal w/ 1K pullup on PM_ALL_GPU_PGOOD)

VRMPWRGD Inverter




PWROK Circuit




PCI Reset Connections

CPU VCore ForcePSI



| SB Misc | |
|--|----------------------|
| SYNC_MASTER=M75_MLB | SYNC_DATE=03/19/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 28 | | |



NEED TO CHECK CAP VALUE

CRITICAL
Y2901
14.31818

C2989 18pF
50V
CERM
402

5X3.2-SM

C2990 18pF
50V
CERM
402

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

| FS_C | FS_B | FS_A | CPU MHz |
|------|------|------|---------|
| 0 | 0 | 0 | (266.6) |
| 0 | 0 | 1 | 133.3 |
| 0 | 1 | 0 | 200.0 |
| 0 | 1 | 1 | 166.6 |
| 1 | 0 | 0 | (333.3) |
| 1 | 0 | 1 | 100.0 |
| 1 | 1 | 0 | (400.0) |
| 1 | 1 | 1 | RSVD |

| FCT_SEL | PIN 6 | PIN 7 | PIN 10 | PIN 11 | |
|---------|---------|----------|----------|----------|-------------------------|
| 0 | DOT_96+ | DOT_96- | LCD_CLK+ | LCD_CLK- | (For Internal Graphics) |
| 1 | 27M | 27M w/SS | SRC_0+ | SRC_0- | (For External Graphics) |

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
NOTE: Pin 40 was PGMODE on SLG8LP537. Do not pull low on SLG8LP537 or device is set to CK410M mode.
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
(Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
- ICH SIO/LPC/REF 14.318MHz
- TP or GPU PGOOD

NOTE: Pin 53 was REF_1 on SLG8LP537.

(*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

| Clock (CK505) | |
|--|----------------------|
| SYNC_MASTER=T9_NAME | SYNC_DATE=01/25/2007 |
| NOTICE OF PROPRIETARY PROPERTY | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | |
| II NOT TO REPRODUCE OR COPY IT | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | |


| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 29 | 92 | |

CLK Termination




(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)

CK505 Configuration Straps

FCT_SEL (GFX clock select)




FS_A, FS_B, FS_C (Host clock freq select)




| FS_C | FS_B | FS_A | CPU MHz |
|------|------|------|---------|
| 0 | 0 | 0 | (266.6) |
| 0 | 0 | 1 | 133.3 |
| 0 | 1 | 0 | 200.0 |
| 0 | 1 | 1 | 166.6 |
| 1 | 0 | 0 | (333.3) |
| 1 | 0 | 1 | 100.0 |
| 1 | 1 | 0 | (400.0) |
| 1 | 1 | 1 | RSVD |

NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.


(Only 100-200MHz supported by SLG8LP536 and CY28545-5)




CLKREQ Controls




Silego SLG2AP101 has internal pull-ups on all CLKREQ# pins. Support for SL8GLP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).



GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 30 | | |


Page Notes

Power aliases required by this page:
 - =PP1V8_S3M_MEM_B
 - =PP0V9_S3M_MEM_DIMMVREFB
 - =PPSPD_S0M_MEM_B (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_SODIMMB_SCL
 - =I2C_SODIMMB_SDA

BOM options provided by this page:
 (NONE)

"Expansion" (surface-mount) slot



DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 32 | 92 | |

8

7

6

5

4


3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector

=PPOV9 SOM MEM_TERM



Memory Active Termination


SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 33 | 92 | |

Left I/O Board Connector



Left I/O Board Connector
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 34 | | 92 |


Page Notes

Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V8R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY


Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBLE (See note by pin)

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.




=YUKON_EC_PP2V5_ENET
 Yukon EC: Alias to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF & 1x 0.001uF caps
 Yukon Ultra: Alias to GND



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|---|---------------|----------|-------------|
| 338S0386 | 1 | IC, 88E8058, GIGABIT ENET XCVR, 64P QFN | U3700 | CRITICAL | YUKON_ULTRA |
| 341S2060 | 1 | IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8 | U3780 | CRITICAL | YUKON_ULTRA |
| 338S0270 | 1 | IC, 88E8053, GIGABIT ENET XCVR, 64P QFN | U3700 | CRITICAL | YUKON_EC |
| 341S1797 | 1 | IC, EEPROM, SERIAL IIC, 8KBIT, SO8 | U3780 | CRITICAL | YUKON_EC |
| 114S0285 | 1 | RES, 4.87K, 1%, 1/16W, 0402, LF | R3760 | | YUKON_EC |

To support Yukon EC and Ultra on the same board:

- Alias =YUKON_EC_PP2V5_ENET to PP1V8R2V5_ENET_PHY_AVDD, add 1x 0.1uF and 1x 0.001uF caps
- Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part




Ethernet (Yukon)
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 35 | | |

ENET Enable Generation


"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")
 NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.



3.3V ENET FET


WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")
 NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC
 Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|--------------------------------|---------------|----------|------------|
| 114S0363 | 1 | RES, 31.6K, 1%, 1/16W, 402, LF | R3855 | | YUKON_EC |

Yukon Crystal



Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 36 OF 92 | | |
| NONE | | | |


Page Notes

Power aliases required by this page:
 - =GND_CHASSIS_ENET

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)

Transformers should be mirrored on opposite sides of the board



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---|-------------------------|----------|------------|
| 15780030 | 2 | XFR, ISO, HALF-PORT, 1000T, 16P, SMD, 2MM | T3900, T3901 | CRITICAL | |


Ethernet Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=12/21/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 37 | | 92 |



FireWire Link (TSB83AA22)
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHT 38 | OF 92 |



DSx Straps:

Hi: Data-Strobe only (1394a).
 Lo: Beta Mode enable (1394b).
 Strap via alias on port page.

Power Class:

Single-port / Desktop systems are Power Class 0 ('000').
 Multi-port Portable systems are Power Class 4 ('100').
 Implement 1K pull-up or pull-down on port page.

FireWire PHY (TSB83AA22)
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 39 OF 92 | | |
| NONE | | | |


Page Notes

Power aliases required by this page:
 - =PPBUS_S5_FWPWRSW (system supply for bus power)
 - =PP3V3_FW_LATEVG_ACTIVE
 - =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - FW_PORT_FAULT_PU

FireWire Port Power Switch




Enables port power when machine is running or on AC.


Current Limit/Active Late-VG Protection

R4220 & R4225 PADS SHOULD BE ROUTED DIRECTLY TO MAX5944 SENSEA & SENSEB PINS RESPECTIVELY. SENSEA & SENSEB PINS SHOULD NOT BE PART OF THE MAIN CURRENT PATH

Late-VG Event Detection



FWLATEVG_3V_REF Hysteresis:
 2.95V when port power is on
 2.81V on late Vg event and port power is off



Current Limits
 0.020 ohm => 2.4A
 0.025 ohm => 2A
 0.030 ohm => 1.66A (Ideal)
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M75_MLB SYNC_DATE=03/07/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 40 | 92 | |

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)


NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

FireWire PHY Config Straps


Configures PHY for:

- 2-port Portable Power Class (4)
- Port "0" Data-Strobe only (1394A)
- Port "1" Bilingual (1394B)






Termination

Place close to FireWire PHY



Late-VG Protection Power



FireWire Ports

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 41 | 92 | |


IDE (ODD) Connector



Unused SATA Ports

- 23 TP SATA B R2D C P == TP SATA B R2DP (MAKE_BASE=TRUE)
- 23 TP SATA B R2D C N == TP SATA B R2DN (MAKE_BASE=TRUE)
- 23 TP SATA B D2R P == TP SATA B D2RP (MAKE_BASE=TRUE)
- 23 TP SATA B D2R N == TP SATA B D2RN (MAKE_BASE=TRUE)
- 23 TP SATA C R2D C P == TP SATA C R2DP (MAKE_BASE=TRUE)
- 23 TP SATA C R2D C N == TP SATA C R2DN (MAKE_BASE=TRUE)
- 23 TP SATA C D2R P == TP SATA C D2RP (MAKE_BASE=TRUE)
- 23 TP SATA C D2R N == TP SATA C D2RN (MAKE_BASE=TRUE)
- 23 SATA RBIAS P == SATA RBIAS (MAKE_BASE=TRUE)
- 23 SATA RBIAS N == SATA RBIAS (MAKE_BASE=TRUE)

Placement note
Place within 12.7mm
from ball of SB



PATA Connector

SYNC_MASTER=M75_MLB SYNC_DATE=12/07/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 42 | 92 | |

D

D

C

C


B

B

A


A

Port Power Switch




If power source is S3, can tie EN to IN.

Right USB Port



Place L4600 and L4605 across moat

USB/SMC Debug Mux



External USB Connector


SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 43 | 92 | |

Left Clutch Barrel Interconnect



SIM Interconnect



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------------|-------------------------|----------|------------|
| 113S0022 | 2 | RES, MF, 1/10W, 00HM, 5, 0603, SM, LF | L4731, L4741 | CRITICAL | |
| 116S0004 | 1 | RES, MF, 1/16W, 00HM, 5, 0402, SM, LF | L4764 | CRITICAL | |

Left Clutch Barrel Interconnect
 SYNC_MASTER=M75_MLB SYNC_DATE=12/21/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 44 | 92 | |



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C


B

A



PLACEMENT_NOTE=Place R4999 close to U4900 pins N14,N15
 PLACEMENT_NOTE=Place C4920 close to U4900 pins N14,N15


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC
 SYNC_MASTER=T9_NOME SYNC_DATE=12/21/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | NONE | SHT | 45 OF 92 |


SMC Reset "Button" / Brownout Detect



SMC Crystal Circuit Debug Power "Button"




SMC AVREF Supply



| PART NUMBER | ALTERNATE FOR PART NUMBER | BOM OPTION | REF DES | COMMENTS: |
|-------------|---------------------------|------------|---------|----------------------|
| 35381381 | 35381278 | | ALL | Intersil ISL60002-33 |


System (Sleep) LED Circuit



- SMC_FAN_2_CTL == TP_SMC_FAN_2_CTL
- SMC_FAN_2_TACH == TP_SMC_FAN_2_TACH
- SMC_FAN_3_CTL == TP_SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP_SMC_FAN_3_TACH
- SMC_GFX_OVERTEMP_L == TP_SMC_GFX_OVERTEMP_L
- SMC_GFX_THROTTLE_L == TP_SMC_GFX_THROTTLE_L
- SMC_BATT_VSET == TP_SMC_BATT_VSET
- SMC_SYS_VSET == TP_SMC_SYS_VSET
- SMC_P14 == TP_SMC_P14
- SMC_P20 == TP_SMC_P20
- SMC_P21 == TP_SMC_P21
- SMC_P22 == TP_SMC_P22
- SMC_P23 == TP_SMC_P23
- SMC_P26 == TP_SMC_P26
- SMC_P27 == TP_SMC_P27
- SMC_P43 == TP_SMC_P43
- SMC_P44 == TP_SMC_P44
- SMC_P46 == TP_SMC_P46
- SMC_P62 == TP_SMC_P62
- SMC_P63 == TP_SMC_P63
- SMC_P64 == TP_SMC_P64
- SMC_P81 == TP_SMC_P81
- SMC_FF0 == TP_SMC_FF0
- SMC_FF1 == TP_SMC_FF1


- SMC_EXCARD_OC_L == EXCARD_OC_L
- SMC_SUS_CLK == SUS_CLK_SB
- SMC_P45 == SMC_ENRGYSTR_LDO_EN

LAN PWRGD Circuit




S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



SMC FSB to 3.3V Level Shifting




- SMC_PA0 == R5091 100K
- SMC_PA1 == R5092 100K
- SMC_PB0 == R5093 100K
- SMC_ONOFF_L == R5070 10K
- SMC_LID == R5071 100K
- SMC_FWE == R5072 10K
- SMC_TX_L == R5073 10K
- SMC_RX_L == R5074 100K
- ONEWIRE_PU == R5075 2.0K
- SMC_BS_ALRT_L == R5076 100K
- SMC_TMS == R5077 10K
- SMC_TDO == R5078 10K
- SMC_TDI == R5079 10K
- SMC_TCK == R5080 10K
- SMC_P67 == R5094 10K
- SMC_FF3 == R5081 10K
- SMC_PGO == R5096 10K
- SMC_PH4 == R5082 10K
- SMC_BATT_TRICKLE_EN_L == R5083 10K
- SMC_BATT_CHG_EN == R5084 10K
- SMC_ADAPTER_EN == R5085 10K
- SMC_CASE_OPEN == R5086 10K
- SMC_BC_ACOK == R5087 470K
- SMC_EXCARD_CP == R5088 10K
- PM_SUS_STAT_L == R5089 100K
- PM_SLP_S5_L == R5090 100K

SMC Support
SYNC_MASTER=M75_MLB SYNC_DATE=04/25/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 46 | 92 | |



LPC+ Connector

FWH_INIT_L Generation

LPC+ Debug Connector

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 47 | | 92 |

8

7

6

5


4

3


2

1


ICH8-M SMBus Connections




SMC "0" SMBus Connections




SMC "A" SMBus Connections




SMC "Battery A" SMBus Connections




SMC "B" SMBus Connections



ICH8-M ME SMBus Connections



SMC "Management" SMBus Connections



SMBus Connections

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 48 | | 92 |

8

7

6

5


4

3


2

1


CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense & Filter




NB GFX Current Sense Filter




CPU Current Sense Filter




DCIN Current Sense Filter




Battery (PBUS) Current Sense Filter




NB Core Current Sense Filter




GPU Current Sense Filter



NB 1.8V Current Sense Filter




S0/GPU 1.25V Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




Current & Voltage Sensing

SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 49 | 92 | |



Current Sensing
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHEET 50 | OF 92 |


CPU T-Diode Thermal Sensor



GPU/Heat Pipe & Bottom Case Skin Thermal Sensor




GPU Die Thermal Sensor



| Thermal Sensors | | |
|--|----------------------|--|
| SYNC_MASTER=M75_MLB | SYNC_DATE=03/19/2007 | |
| NOTICE OF PROPRIETARY PROPERTY | | |
| THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING | | |
| I TO MAINTAIN THE DOCUMENT IN CONFIDENCE | | |
| II NOT TO REPRODUCE OR COPY IT | | |
| III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART | | |

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 51 | 92 | |



Fan Connectors

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHT 52 | OF 92 |

8

7

6

5


4

3


2

1


Battery Current Sense



DCIn Current Sense



Battery Charger Thermal Sensor



(Tm0P) R:0x93,W:0x92

Place sensor on
bottom side
near L8300 and
Q8301 and Q8302

Current & Thermal Sensors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 53 | | 92 |

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 54 | 92 | |




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | | OF |
| NONE | 55 | | 92 |




SPI BootROM
 SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHEET 56 OF 92 | |


DC-In Connector



Battery Connector



Inrush Limiter



NOTE: R6910 is on LIO.
System must provide 10K-70K impedance to A52 adapter for system load detection.
REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R6910-R6915 and 3.42V:
Worst case Vth: min:12.47V, max: 13.54V


DC-In & Battery Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 57 | 92 | |



Power FETs

SYNC_MASTER=M75_MLB SYNC_DATE=04/24/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHEET 58 | OF 92 |




| DPRSLPVR | DPRSTP* | PSI* | Operation | Mode |
|----------|---------|------|-----------|------|
| 0 | 1 | 1 | 2-Phase | CCM |
| 0 | 1 | 0 | 1-Phase | CCM |
| 1 | 0 | 1 | 1-Phase | DCM |
| 1 | 0 | 0 | 1-Phase | DCM |

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|--------------------------------|-------------------------|----------|------------|
| 15280624 | 2 | IND, 0.36uH, 20%, 30A, 1.2mOhm | L7100, L7101 | CRITICAL | |

IMVP6 CPU VCore Regulator
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHEET | OF | |
| NONE | 59 | 92 | |




IMVP6 NB Gfx Core Regulator

SYNC_MASTER=M75_MLB SYNC_DATE=03/05/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 60 | | |



TPS51120 LDO/Buffer outputs
 (Available for system use)

PP2V0 S5 P5VP3V3_BUF 50uA max load when EN5 & EN3 high
 MIN LINE WIDTH=0.20 mm
 MIN NECK WIDTH=0.20 mm
 VOLTAGE=2V

PP5V S5 P5VP3V3 LDO 100mA max load when EN5 high
 MIN LINE WIDTH=0.25 mm
 MIN NECK WIDTH=0.20 mm
 VOLTAGE=5V

Vout = 5.0V
 8A max output
 (L7320 limit)

Vout = 3.3V
 5.5A max output
 (L7360 limit)

EN5 = P5VS5_EN
 EN3 = P5VS5_PGOOD
 PGOOD1 = P3V3S5_PGOOD
 PGOOD2 = P3V3S5_EN
 EN2 = P5VP3V3_EN3
 EN1 = P5VP3V3_EN5

NOTE: EN5 can float or tie to VIN for automatic 5V LDO enable
 EN3 can float or tie to VREG5 for automatic 3.3V LDO enable
 When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.

5V / 3.3V Power Supply


SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 61 | 92 | |



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|---------------------------------|-------------------------|----------|------------|
| 10380192 | 1 | RES,HTL FILM,21K,0.1,0402,SM,LF | R7520 | CRITICAL | P1V8S3_1V8 |


1.8V DDR2 Supply
 SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|-------------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 63 | 92 | |




1.5V Power Supply
 SYNC_MASTER=M75_MLB SYNC_DATE=03/05/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 64 | 92 | |

3.3V FW PHY Supply



1.95V FW PHY Supply



FW PHY Power Supplies

SYNC_MASTER=M75_MLB SYNC_DATE=12/04/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 65 | 92 | |

Power Control Signals



Need to ensure that TPS51117 PGOOD does not deassert while GPU VIDs are changing GPU core voltage.


SB GPIO has ability to force all GPU rails off R7853 acts as pull-up for open-drain GPIO.

G84M GPU requires rails to come up in the following order:
 1) 1.2V
 2) 3.3V
 3) Vcore
 4) 1.8V

PP1V2_GPU needs to ramp first via RC control

Fast wake glitch filter. Should not be necessary to stuff if GPU supplies and PGOOD revalidate before 99ms SMC timer expires.

NOTE: 0.9V/2.5V is not checked! Other S0 Rails PWRGD Circuit




LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

| State | SMC_PM_G2_ENABLE | PM_SLP_S4_L | PM_SLP_S3_L |
|---------------------|------------------|-------------|-------------|
| Run (S0) | 1 | 1 | 1 |
| Sleep (S3) | 1 | 1 | 0 |
| Soft-Off (S5) | 1 | 0 | 0 |
| Battery Off (G3Hot) | 0 | 0 | 0 |



$$V_{out} = 1.25V * (1 + R_a / R_b)$$


Vout = 3.425
200mA max output (Switcher limit)

Unused PGOOD Signals

- =P1V25ENET_PGOOD == TP P1V25ENET_PGOOD
- =P1V8S3_PGOOD == TP P1V8S3_PGOOD

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




- =P1V5S0_PGOOD
- TPS51117 PGOOD threshold 92.5-97.5% (1.36 - 1.46V)
- =P1V05S0_PGOOD
- TPS51117 PGOOD threshold 92.5-97.5% (0.98 - 1.02V)

3.425V G3Hot Supply & Power Control
 SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 66 | 92 | |

PBus Supply & Battery Charger



| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|-----------------------------------|-------------------------|----------|------------|
| 353S1510 | 1 | ISL6257H, BATT CHGR, 28P, QFN, LF | U7900 | CRITICAL | ISL6257H |
| 116S0004 | 1 | 0 OHM, 5%, 1/16W, 0402, SMD, LF | R7904 | | ISL6257H |

VOLTAGE FOLLOWER GUARANTEES CURRENT LIMIT CIRCUITS ARE PROVIDED WITH SUFFICIENT CURRENT WITHOUT SINKING CURRENT FROM VREF.

Adapter Input Current Limit
As shown, Isys = -4.6A max

Battery Charge Current Limit
As shown, Ichg = 4.5A max

Battery Charge FETs

PBus Supply & Batt. Charger

SYNC_MASTER=M75_LIO SYNC_DATE=03/08/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|-------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHEET | OF | |
| NONE | 67 | 92 | |

Page Notes

Power aliases required by this page:


- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)







PEX 1.2V Current = 2A

250mA

1500mA

180mA

20mA



NV G84M PCI-E
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | NONE | SHT | 68 OF 92 |


Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | NONE | SHT | 69 OF 92 |


Page Notes

Power aliases required by this page:

- =PP1V2_GPU_FBLLAVDD
- =PP1V8_GPU_FBIO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




NV G84M Frame Buffer I/F
SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 70 | 92 | |

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A


SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 71 | 92 | |

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B

SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 72 | 92 | |


Page Notes

Power aliases required by this page:

- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



OMIT

U8000 NB8P-GS-W-A2 BGA (6 OF 8)

| | | | |
|-------------------|------|--------------------|----|
| GPIO0 | K3 | GPU_GPIO_0 | 74 |
| GPIO1 | H1 | GPU_GPIO_1 | 74 |
| GPIO2 | K5 | GPU_GPIO_2 | 74 |
| GPIO3 | G5 | GPU_GPIO_3 | 74 |
| GPIO4 | E2 | GPU_GPIO_4 | 74 |
| GPIO5 | J5 | GPU_GPIO_5 | 74 |
| GPIO6 | G6 | GPU_GPIO_6 | 74 |
| GPIO7 | K6 | GPU_GPIO_7 | 74 |
| GPIO8 | E1 | GPU_GPIO_8 | 74 |
| GPIO9 | D2 | GPU_GPIO_9 | 74 |
| GPIO10 | H5 | GPU_GPIO_10 | 74 |
| GPIO11 | F4 | GPU_GPIO_11 | 74 |
| GPIO12 | E3 | GPU_GPIO_12 | 74 |
| GPIO13 | U3 | GPU_GPIO_13 | 74 |
| GPIO14 | U4 | GPU_GPIO_14 | 74 |
| SPDIP | J6 | GPU_SPDIF | 74 |
| STEREO | T3 | GPU_STEREO | 74 |
| BUFRST_L | F3 | TP_GPU_BUFRST_L | 74 |
| JTAG_TCK | AJ11 | TP_GPU_JTAG_TCK | 74 |
| JTAG_TDI | AK12 | TP_GPU_JTAG_TDI | 74 |
| JTAG_TDO | AL12 | TP_GPU_JTAG_TDO | 74 |
| JTAG_TMS | AK11 | TP_GPU_JTAG_TMS | 74 |
| (IPD) JTAG_TRST_L | AL13 | TP_GPU_JTAG_TRST_L | 74 |
| MIOA_CLKOUT | R4 | GPU_MIOA_CLKOUT_P | 74 |
| MIOA_CLKOUT_L | P4 | GPU_MIOA_CLKOUT_N | 74 |
| MIOA_CTL3 | F3 | GPU_MIOA_CTL3 | 74 |
| MIOA_DE | F1 | GPU_MIOA_DE | 74 |
| MIOAD0 | P2 | GPU_MIOA D<0> | 74 |
| MIOAD1 | N2 | GPU_MIOA D<1> | 74 |
| MIOAD2 | N1 | GPU_MIOA D<2> | 74 |
| MIOAD3 | N3 | GPU_MIOA D<3> | 74 |
| MIOAD4 | M1 | GPU_MIOA D<4> | 74 |
| MIOAD5 | M3 | GPU_MIOA D<5> | 74 |
| MIOAD6 | P5 | GPU_MIOA D<6> | 74 |
| MIOAD7 | N6 | GPU_MIOA D<7> | 74 |
| MIOAD8 | N5 | GPU_MIOA D<8> | 74 |
| MIOAD9 | H4 | GPU_MIOA D<9> | 74 |
| MIOAD10 | L4 | GPU_MIOA D<10> | 74 |
| MIOAD11 | L5 | GPU_MIOA D<11> | 74 |
| MIOA_HSYNC | R3 | GPU_MIOA_HSYNC | 74 |
| MIOA_VSYNC | R1 | GPU_MIOA_VSYNC | 74 |
| MIOB_CLKIN | AE4 | GPU_MIOB_CLKIN | 74 |
| MIOB_CLKOUT | AD4 | GPU_MIOB_CLKOUT_P | 74 |
| MIOB_CLKOUT_L | AD5 | GPU_MIOB_CLKOUT_N | 74 |
| MIOB_CTL3 | AD3 | GPU_MIOB_CTL3 | 74 |
| MIOB_DE | AD1 | GPU_MIOB DE | 74 |
| MIOBD0 | AC3 | GPU_MIOB D<0> | 74 |
| MIOBD1 | AC1 | GPU_MIOB D<1> | 74 |
| MIOBD2 | AC2 | GPU_MIOB D<2> | 74 |
| MIOBD3 | AB2 | GPU_MIOB D<3> | 74 |
| MIOBD4 | AB1 | GPU_MIOB D<4> | 74 |
| MIOBD5 | AA1 | GPU_MIOB D<5> | 74 |
| MIOBD6 | AB3 | GPU_MIOB D<6> | 74 |
| MIOBD7 | AA3 | GPU_MIOB D<7> | 74 |
| MIOBD8 | AC5 | GPU_MIOB D<8> | 74 |
| MIOBD9 | AB5 | GPU_MIOB D<9> | 74 |
| MIOBD10 | AB4 | GPU_MIOB D<10> | 74 |
| MIOBD11 | AA5 | GPU_MIOB D<11> | 74 |
| MIOB_HSYNC | AF3 | GPU_MIOB_HSYNC | 74 |
| MIOB_VSYNC | AE3 | GPU_MIOB_VSYNC | 74 |
| THERMDP | K1 | GPU_THERMD_P | 74 |
| THERMDN | J1 | GPU_THERMD_N | 74 |

NV G84M GPIO/MIO/Misc
SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | NONE | SHT | 73 OF 92 |

GPIOs

| GPIO | Native Func | Signal |
|-------------|-------------|-------------------|
| GPU_GPIO_0 | HPD0 | GPU HPD |
| GPU_GPIO_1 | HPD1 | NC GPU GPIO 1 |
| GPU_GPIO_2 | LCD0_BL_PWM | GPU BL_PWM |
| GPU_GPIO_3 | LCD0_VDD | GPU PANEL_EN |
| GPU_GPIO_4 | LCD0_BL_EN | GPU BKLT_EN |
| GPU_GPIO_5 | VID0 | GPU VCORE VID0 |
| GPU_GPIO_6 | VID1 | GPU VCORE VID1 |
| GPU_GPIO_7 | MEM_VID | GPU VGA_EN_L |
| GPU_GPIO_8 | THERM | NC GPU GPIO 8 |
| GPU_GPIO_9 | FAN_PWM | TP GPU GSTATE<0> |
| GPU_GPIO_10 | MEM_VREF | FB_VREF_UNTERM |
| GPU_GPIO_11 | SLI_SYNC | GPU VCORE VID2 |
| GPU_GPIO_12 | AC_DET | TP GPU GSTATE<1> |
| GPU_GPIO_13 | PWR_CTL0 | GPU VCORE PWRCTL0 |
| GPU_GPIO_14 | PWR_CTL1 | GPU VCORE PWRCTL1 |

Renamed signals

| | |
|---------------------|--------------|
| GPU_CLK27M_GATED | GPU_XTALIN |
| GPU_CLK27M_SS_GATED | GPU_XTALSSIN |
| GPU_TDIODE_P | GPU_THERMD_P |
| GPU_TDIODE_N | GPU_THERMD_N |
| GPU_DVI_DDC_CLK | GPU_I2CB_SCL |
| GPU_DVI_DDC_DATA | GPU_I2CB_SDA |
| GPU_PANEL_DDC_CLK | GPU_I2CC_SCL |
| GPU_PANEL_DDC_DATA | GPU_I2CC_SDA |





Unused signals

| | |
|-----------------------|--------------------|
| NC GPU_XTALOUT | GPU_XTALOUT |
| NC GPU_SPDIF | GPU_SPDIF |
| NC GPU_STEREO | GPU_STEREO |
| NC FB_A_MA12 | TP_FB_A_MA12 |
| NC FB_B_MA12 | TP_FB_B_MA12 |
| NC FB_A_MA13 | TP_FB_A_MA13 |
| NC FB_B_MA13 | TP_FB_B_MA13 |
| NC FBA_CMD27 | TP_FBA_CMD27 |
| NC FBC_CMD27 | TP_FBC_CMD27 |
| NC FBA_CMD28 | TP_FBA_CMD28 |
| NC FBC_CMD28 | TP_FBC_CMD28 |
| NC GPU_ROM_CS_L | GPU_ROM_CS_L |
| NC GPU_ROM_SCL | GPU_ROM_SCL |
| NC GPU_ROM_SI | GPU_ROM_SI |
| NC GPU_ROM_SO | GPU_ROM_SO |
| NC GPU_CSYN | GPU_CSYN |
| NC GPU_R2 | GPU_R2 |
| NC GPU_G2 | GPU_G2 |
| NC GPU_B2 | GPU_B2 |
| NC GPU_H2SYN | GPU_H2SYN |
| NC GPU_V2SYN | GPU_V2SYN |
| NC LVDS_U_DATAP<3> | LVDS_U_DATA_P<3> |
| NC LVDS_U_DATAN<3> | LVDS_U_DATA_N<3> |
| NC LVDS_L_DATAP<3> | LVDS_L_DATA_P<3> |
| NC LVDS_L_DATAN<3> | LVDS_L_DATA_N<3> |
| TP GPU_MIOA_CLKOUT_P | GPU_MIOA_CLKOUT_P |
| TP GPU_MIOA_CLKOUT_N | GPU_MIOA_CLKOUT_N |
| TP GPU_MIOA_CTL3 | GPU_MIOA_CTL3 |
| TP GPU_MIOA_DE | GPU_MIOA_DE |
| TP GPU_MIOA_D<5..2> | GPU_MIOA_D<5..2> |
| TP GPU_MIOA_D<7> | GPU_MIOA_D<7> |
| TP GPU_MIOA_D<11..10> | GPU_MIOA_D<11..10> |
| TP GPU_MIOA_HSYN | GPU_MIOA_HSYN |
| TP GPU_MIOA_VSYN | GPU_MIOA_VSYN |
| TP GPU_MIOB_CLKIN | GPU_MIOB_CLKIN |
| TP GPU_MIOB_CLKOUT_P | GPU_MIOB_CLKOUT_P |
| TP GPU_MIOB_CLKOUT_N | GPU_MIOB_CLKOUT_N |
| TP GPU_MIOB_CTL3 | GPU_MIOB_CTL3 |
| TP GPU_MIOB_DE | GPU_MIOB_DE |
| TP GPU_MIOB_D<2> | GPU_MIOB_D<2> |
| TP GPU_MIOB_D<7..6> | GPU_MIOB_D<7..6> |
| TP GPU_MIOB_D<10> | GPU_MIOB_D<10> |
| TP GPU_MIOB_VSYN | GPU_MIOB_VSYN |
| NC GPU_IFPD_CLK_P | GPU_IFPD_CLK_P |
| NC GPU_IFPD_CLK_N | GPU_IFPD_CLK_N |

Unused I2C Buses

NC GPU_I2CA_SCL = GPU_I2CA_SCL
 NC GPU_I2CA_SDA = GPU_I2CA_SDA

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)



Unused Clocks

| | |
|-----------------|------------|
| GPU_XTALSSIN | GPU_SS_INT |
| GPU_XTALOUTBUFF | GPU_SS_INT |

GPU Straps

SYNC_MASTER=M75_MLB SYNC_DATE=04/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 74 | 92 | |

Page Notes


Power aliases required by this page:
 - =PP1V8_GPU_IFPX
 - =PP3V3_GPU_IFPCD_IOVDD
 - =PP3V3_GPU_DAC

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



| Composite/S-Video | VGA | Component |
|-------------------|-----|-----------|
| C | R | Pr |
| Y | G | Y |
| Comp | B | Pb |



NV G84M Video Interfaces
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 75 | 92 | |

GPU VCore Regulator

GPU VCore Current Sense

PLACE R8997 CLOSE TO L8920 & AWAY FROM THE EDGE OF THE BOARD/FAN FOR GOOD THERMAL COUPLING



$$V_{out} = 1.25V - 0.96V$$

$$18A \text{ max output (L8920 limit)}$$

$$V_{out}(\min) = 0.75V * (1 + \frac{R_a}{R_{eq}})$$

$$R_{eq} = R_b || R_c || R_d || R_e$$

GPU VCore Setpoints

| VID2 | VID1 | VID0 | C | D | E | State |
|------|------|------|---|---|---|---------------------|
| 0 | 0 | 0 | - | - | - | 1.050V (rsvd state) |
| 0 | 0 | 1 | Y | - | - | 1.050V (max batt) |
| 0 | 1 | 1 | Y | Y | - | 1.125V (balanced) |
| 1 | 1 | 1 | Y | Y | Y | 1.250V (max perf) |

All other states not defined

GPU (G84M) Core Supply

SYNC_MASTER=M75_MLB SYNC_DATE=03/21/2007


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| PART# | QTY | DESCRIPTION | REFERENCE DESIGNATOR(S) | CRITICAL | BOM OPTION |
|----------|-----|----------------------------|-------------------------|----------|------------|
| 11480292 | 2 | RES,5.76K,1%,1/16W,0402,LF | R8921,R8928 | | GPU_XW3 |

APPLE COMPUTER INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7261 | A.0.0 |
| SCALE | SHT | OF |
| NONE | 76 | 92 |

LCD (LVDS) INTERFACE




518S0289


LVDS Display Connector
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 77 OF 92 | | |
| NONE | | | |


TMDS Filtering




VGA SYNC Buffers



ANALOG FILTERING PLACE CLOSE TO CONNECTOR




DVI INTERFACE




PGOOD Monitor for GPU Rails

LTC2900 provides programmable reset delay which is required to play nice with ICHx PGOOD circuit




LTC2900 typical threshold is 93.5% (3.055V, 2.325V, 1.685V, 1.120V)


Mux Select Conditioning



GPU DDC Pass FETs




Panel/Backlight Control Mux




NOTE: New H/W and S/W challenge since NB gfx might be powered off if using external GPU. S/W will have to guarantee that the "other" device is ready before a switch can occur. If mux select GPIO is still on a core well, this could mean powering up IG supply will be necessary before going to sleep to keep PGOODs valid.

LVDS I/F Mux




LVDS Data Mux Power Supply




LVDS Interface Mux
 SYNC_MASTER=M75_MLB SYNC_DATE=03/19/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | 92 |
| NONE | 79 | | |


IR & Sleep LED Connector




Top-Case Connector



Inverter Connectors



Bluetooth (M13P) & SATA HDD Flex Connector



M76 Specific Connectors

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 80 OF 92 | | |
| NONE | | | |




Inverter Support
 SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------------------|----------------------------|---------------|
| APPLE COMPUTER INC. | SIZE D | DRAWING NUMBER 051-7261 | REV. A.0.0 |
| | SCALE NONE | SHT 81 | OF 92 |



| PART NUMBER | QTY | DESCRIPTION | REFERENCE DES | CRITICAL | BOM OPTION |
|-------------|-----|------------------------------------|---------------|----------|------------|
| 114S0319 | 1 | RES, 11.3K, 1%, 1/16W, MF, 402, LF | R9932 | | INV_15INCH |

Inverter Control IC
 SYNC_MASTER=M75_LIO SYNC_DATE=01/23/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|--------------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT 82 OF 92 | | |
| NONE | | | |

FSB (Front-Side Bus) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FSB_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| FSB_DSTB_55S | * | =1:1_DIFFPAIR | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_ADDR | * | =3:1_SPACING | ? |
| FSB_ADDR2ADDR | * | =2:1_SPACING | ? |
| FSB_ADSTB | * | =3:1_SPACING | ? |
| FSB_ADDR2ADSTB | * | =3:1_SPACING | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_DATA | * | =3:1_SPACING | ? |
| FSB_DATA2DATA | * | =2:1_SPACING | ? |
| FSB_DSTB | * | =3:1_SPACING | ? |
| FSB_DATA2DSTB | * | =3:1_SPACING | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FSB_COMMON | * | =2:1_SPACING | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| FSB_ADDR | FSB_ADDR | * | FSB_ADDR2ADDR |
| FSB_ADDR | FSB_ADSTB | * | FSB_ADDR2ADSTB |
| FSB_DATA | FSB_DATA | * | FSB_DATA2DATA |
| FSB_DATA | FSB_DSTB | * | FSB_DATA2DSTB |

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CPU_27P4S | * | Y | =27P4_OHM_SE | =27P4_OHM_SE | =27P4_OHM_SE | 7 MIL | 7 MIL |
| CPU_55S | * | Y | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CPU_2T01 | * | =2:1_SPACING | ? |
| CPU_COMP | * | 25 MIL | ? |
| CPU_GTLREF | * | 25 MIL | ? |
| CPU_ITP | * | =2:1_SPACING | ? |
| CPU_VCCSENSE | * | 25 MIL | ? |

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|--------------|--------------|-----------------|---------------|
| | PHYSICAL | SPACING | | |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_ADS_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_BNR_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_BPRI_L | 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_BREQ0_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_DBSY_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_DEFER_L | 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_DPWR_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_DRDY_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_HIT_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_HITM_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_LOCK_L | 7 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_RS_L<2..0> | 10 14 |
| FSB_COMMON | FSB_55S | FSB_COMMON | FSB_TRDY_L | 10 14 |
| FSB_CPURST_L | FSB_55S | FSB_COMMON | FSB_CPURST_L | 7 10 13 14 |
| FSB_DATA_GROUP0 | FSB_55S | FSB_DATA | FSB_D_L<15..0> | 7 10 14 |
| FSB_DATA_GROUP0 | FSB_55S | FSB_DATA | FSB_DINV_L<0> | 7 10 14 |
| FSB_DSTB0 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_P<0> | 7 10 14 |
| FSB_DSTB0 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_N<0> | 7 10 14 |
| FSB_DATA_GROUP1 | FSB_55S | FSB_DATA | FSB_D_L<31..16> | 7 10 14 |
| FSB_DATA_GROUP1 | FSB_55S | FSB_DATA | FSB_DINV_L<1> | 7 10 14 |
| FSB_DSTB1 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_P<1> | 7 10 14 |
| FSB_DSTB1 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_N<1> | 7 10 14 |
| FSB_DATA_GROUP2 | FSB_55S | FSB_DATA | FSB_D_L<47..32> | 7 10 14 |
| FSB_DATA_GROUP2 | FSB_55S | FSB_DATA | FSB_DINV_L<2> | 7 10 14 |
| FSB_DSTB2 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_P<2> | 7 10 14 |
| FSB_DSTB2 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_N<2> | 7 10 14 |
| FSB_DATA_GROUP3 | FSB_55S | FSB_DATA | FSB_D_L<63..48> | 7 10 14 |
| FSB_DATA_GROUP3 | FSB_55S | FSB_DATA | FSB_DINV_L<3> | 7 10 14 |
| FSB_DSTB3 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_P<3> | 7 10 14 |
| FSB_DSTB3 | FSB_DSTB_55S | FSB_DSTB | FSB_DSTB_L_N<3> | 7 10 14 |
| FSB_ADDR_GROUP0 | FSB_55S | FSB_ADDR | FSB_A_L<16..3> | 7 10 14 |
| FSB_ADDR_GROUP0 | FSB_55S | FSB_ADDR | FSB_REQ_L<4..0> | 7 10 14 |
| FSB_ADSTB0 | FSB_55S | FSB_ADSTB | FSB_ADSTB_L<0> | 7 10 14 |
| FSB_ADDR_GROUP1 | FSB_55S | FSB_ADDR | FSB_A_L<35..17> | 7 10 14 |
| FSB_ADSTB1 | FSB_55S | FSB_ADSTB | FSB_ADSTB_L<1> | 7 10 14 |
| CPU_IERR_L | CPU_55S | | CPU_IERR_L | 10 |
| CPU_FERR_L | CPU_55S | | CPU_FERR_L | 10 23 |
| CPU_PROCHOT_L | CPU_55S | CPU_2T01 | CPU_PROCHOT_L | 10 46 59 |
| CPU_PWRGD | CPU_55S | | CPU_PWRGD | 7 10 13 23 |
| CPU_FROM_SB | CPU_55S | | CPU_INTR | 10 23 |
| CPU_FROM_SB | CPU_55S | | CPU_NMI | 10 23 |
| CPU_FROM_SB | CPU_55S | | CPU_A20M_L | 10 23 |
| CPU_FROM_SB | CPU_55S | | CPU_DPSLP_L | 7 10 23 |
| CPU_FROM_SB | CPU_55S | | CPU_IGNNE_L | 10 23 |
| CPU_INIT_L | CPU_55S | | CPU_INIT_L | 10 23 47 |
| CPU_FROM_SB | CPU_55S | | CPU_SMI_L | 10 23 |
| CPU_FROM_SB | CPU_55S | | CPU_STPCLK_L | 7 10 23 |
| PM_THRMTRIP_L | CPU_55S | CPU_2T01 | PM_THRMTRIP_L | 10 16 23 46 |
| FSB_CPUSLP_L | CPU_55S | | FSB_CPUSLP_L | 7 10 14 |
| PM DPRSLPVR | CPU_55S | CPU_2T01 | PM DPRSLPVR | 7 16 25 59 |
| (See above) | CPU_55S | CPU_2T01 | TMVP DPRSLPVR | 7 59 |
| CPU_BSEL0 | CPU_55S | CPU_2T01 | CPU_BSEL<0> | 10 30 |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<0> | 13 16 30 |
| CPU_BSEL1 | CPU_55S | CPU_2T01 | CPU_BSEL<1> | 10 30 |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<1> | 13 16 30 |
| CPU_BSEL2 | CPU_55S | CPU_2T01 | CPU_BSEL<2> | 10 30 |
| (See above) | CPU_55S | CPU_2T01 | NB_BSEL<2> | 13 16 30 |
| CPU DPRSTP_L | CPU_55S | CPU_2T01 | CPU DPRSTP_L | 7 10 16 23 59 |
| CPU_GTLREF | CPU_55S | CPU_GTLREF | CPU_GTLREF | 10 |
| CPU_COMP | CPU_55S | CPU_COMP | CPU_COMP<3> | 10 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU_COMP<2> | 10 |
| CPU_COMP | CPU_55S | CPU_COMP | CPU_COMP<1> | 10 |
| CPU_COMP | CPU_27P4S | CPU_COMP | CPU_COMP<0> | 10 |
| XDP_TDI | CPU_55S | CPU_ITP | XDP_TDI | 10 13 |
| XDP_TDO | CPU_55S | CPU_ITP | XDP_TDO | 10 13 |
| XDP_TMS | CPU_55S | CPU_ITP | XDP_TMS | 10 13 |
| XDP_TCK | CPU_55S | CPU_ITP | XDP_TCK | 10 13 |
| XDP_TRST_L | CPU_55S | CPU_ITP | XDP_TRST_L | 10 13 |
| XDP_BPM_L | CPU_55S | CPU_ITP | XDP_BPM_L<4..0> | 10 13 |
| XDP_BPM_L5 | CPU_55S | CPU_ITP | XDP_BPM_L<5> | 10 13 |
| CLK_FSB_100D | CLK_FSB_100D | CLK_FSB | XDP_CLK_P | 13 30 88 |
| (FSB_CPURST_L) | CLK_FSB_100D | CLK_FSB | XDP_CLK_N | 13 30 88 |
| CPU_55S | CPU_55S | CPU_ITP | XDP_CPURST_L | 13 |
| CPU_55S | CPU_2T01 | | CPU_VID<6..0> | 11 12 |
| CPU_55S | CPU_2T01 | | IMVP6_VID<6..0> | 7 12 59 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU_VCCSENSE_P | 11 59 |
| CPU_VCCSENSE | CPU_27P4S | CPU_VCCSENSE | CPU_VCCSENSE_N | 11 59 |
| CPU_27P4S | CPU_VCCSENSE | | IMVP6_VSEN_P | 59 |
| CPU_27P4S | CPU_VCCSENSE | | IMVP6_VSEN_N | 59 |

CPU/FSB Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 83 | 92 | |

PCI-Express / DMI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCIE_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| DMI_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCIE | * | 20 MIL | ? |
| DMI | * | 20 MIL | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| LVDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CRT_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| CRT_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| LVDS | * | 20 MIL | ? |
| CRT | * | 25 MIL | ? |
| CRT_2CRT | * | 20 MIL | ? |
| CRT_SYNC | * | 25 MIL | ? |
| CRT_SYNC2SYNC | * | 20 MIL | ? |
| TVDAC | * | 25 MIL | ? |
| TVDAC_2TVDAC | * | 20 MIL | ? |

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CRT | CRT | * | CRT_2CRT |
| CRT_SYNC | CRT_SYNC | * | CRT_SYNC2SYNC |
| TVDAC | TVDAC | * | TVDAC_2TVDAC |

LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|-----------|----------|---------------------------|
| | PHYSICAL | SPACING | |
| PEG_R2D | PCIE_100D | PCIE | PEG_R2D_P<15..0> 68 |
| | PCIE_100D | PCIE | PEG_R2D_N<15..0> 68 |
| | PCIE_100D | PCIE | PEG_R2D_C_P<15..0> 15 68 |
| | PCIE_100D | PCIE | PEG_R2D_C_N<15..0> 15 68 |
| PEG_D2R | PCIE_100D | PCIE | PEG_D2R_P<15..0> 15 68 |
| | PCIE_100D | PCIE | PEG_D2R_N<15..0> 15 68 |
| | PCIE_100D | PCIE | PEG_D2R_C_P<15..0> 68 |
| | PCIE_100D | PCIE | PEG_D2R_C_N<15..0> 68 |
| DMI_N2S | DMI_100D | DMI | DMI_N2S_P<3..0> 16 24 |
| | DMI_100D | DMI | DMI_N2S_N<3..0> 16 24 |
| DMI_S2N | DMI_100D | DMI | DMI_S2N_P<3..0> 16 24 |
| | DMI_100D | DMI | DMI_S2N_N<3..0> 16 24 |
| LVDS_A_CLK | LVDS_100D | LVDS | LVDS_A_CLK_P 15 79 |
| LVDS_A_CLK | LVDS_100D | LVDS | LVDS_A_CLK_N 15 79 |
| LVDS_A_DATA | LVDS_100D | LVDS | LVDS_A_DATA_P<2..0> 15 79 |
| LVDS_A_DATA | LVDS_100D | LVDS | LVDS_A_DATA_N<2..0> 15 79 |
| LVDS_A_DATA3 | LVDS_100D | LVDS | LVDS_A_DATA_P<3> 15 79 |
| LVDS_A_DATA3 | LVDS_100D | LVDS | LVDS_A_DATA_N<3> 15 79 |
| LVDS_B_CLK | LVDS_100D | LVDS | LVDS_B_CLK_P 15 79 |
| LVDS_B_CLK | LVDS_100D | LVDS | LVDS_B_CLK_N 15 79 |
| LVDS_B_DATA | LVDS_100D | LVDS | LVDS_B_DATA_P<2..0> 15 79 |
| LVDS_B_DATA | LVDS_100D | LVDS | LVDS_B_DATA_N<2..0> 15 79 |
| LVDS_B_DATA3 | LVDS_100D | LVDS | LVDS_B_DATA_P<3> 15 79 |
| LVDS_B_DATA3 | LVDS_100D | LVDS | LVDS_B_DATA_N<3> 15 79 |
| LVDS_IBG | | LVDS | LVDS_IBG 15 22 |
| CRT_TVO_IREF | | CRT | CRT_TVO_IREF |
| CRT_RED | CRT_50S | CRT | CRT_RED |
| CRT_GREEN | CRT_50S | CRT | CRT_GREEN |
| CRT_BLUE | CRT_50S | CRT | CRT_BLUE |
| CRT_SYNC | CRT_55S | CRT_SYNC | CRT_HSYNC_R |
| CRT_SYNC | CRT_55S | CRT_SYNC | CRT_VSYNC_R |
| TV_A_DAC | CRT_50S | TVDAC | TV_A_DAC |
| TV_B_DAC | CRT_50S | TVDAC | TV_B_DAC |
| TV_C_DAC | CRT_50S | TVDAC | TV_C_DAC |

NB Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 84 | 92 | |

DDR2 Memory Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_45S | * | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =45_OHM_SE | =STANDARD | =STANDARD |
| MEM_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| MEM_70D | * | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF | =70_OHM_DIFF |
| MEM_85D | * | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF | =85_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| MEM_CLK2MEM | * | =4:1_SPACING | ? |
| MEM_CTRL2CTRL | * | =2:1_SPACING | ? |
| MEM_CTRL2MEM | * | =3:1_SPACING | ? |
| MEM_CMD2CMD | * | =1.5:1_SPACING | ? |
| MEM_CMD2MEM | * | =3:1_SPACING | ? |
| MEM_DATA2DATA | * | =1.5:1_SPACING | ? |
| MEM_DATA2MEM | * | =3:1_SPACING | ? |
| MEM_DQS2MEM | * | =3:1_SPACING | ? |
| MEM_2OTHER | * | 25 MIL | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | MEM_CLK | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CTRL | * | MEM_CLK2MEM |
| MEM_CLK | MEM_CMD | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DATA | * | MEM_CLK2MEM |
| MEM_CLK | MEM_DQS | * | MEM_CLK2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CMD | MEM_CLK | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CTRL | * | MEM_CMD2MEM |
| MEM_CMD | MEM_CMD | * | MEM_CMD2CMD |
| MEM_CMD | MEM_DATA | * | MEM_CMD2MEM |
| MEM_CMD | MEM_DQS | * | MEM_CMD2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CTRL | MEM_CLK | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_CTRL | * | MEM_CTRL2CTRL |
| MEM_CTRL | MEM_CMD | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DATA | * | MEM_CTRL2MEM |
| MEM_CTRL | MEM_DQS | * | MEM_CTRL2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DATA | MEM_CLK | * | MEM_DATA2MEM |
| MEM_DATA | MEM_CTRL | * | MEM_DATA2MEM |
| MEM_DATA | MEM_CMD | * | MEM_DATA2MEM |
| MEM_DATA | MEM_DATA | * | MEM_DATA2DATA |
| MEM_DATA | MEM_DQS | * | MEM_DATA2MEM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | * | * | MEM_2OTHER |
| MEM_CTRL | * | * | MEM_2OTHER |
| MEM_CMD | * | * | MEM_2OTHER |
| MEM_DATA | * | * | MEM_2OTHER |
| MEM_DQS | * | * | MEM_2OTHER |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_DQS | MEM_CLK | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CTRL | * | MEM_DQS2MEM |
| MEM_DQS | MEM_CMD | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DATA | * | MEM_DQS2MEM |
| MEM_DQS | MEM_DQS | * | MEM_DQS2MEM |

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | PROPERTY | VALUE |
|---------------------------|----------|----------|------------------|-------------|
| | PHYSICAL | SPACING | | |
| MEM_A_CLK | MEM_70D | MEM_CLK | MEM_CLK P<2..0> | 16 31 |
| MEM_A_CLK | MEM_70D | MEM_CLK | MEM_CLK N<2..0> | 16 31 |
| MEM_A_CNTRL | MEM_45S | MEM_CTRL | MEM_CKE<1..0> | 16 31 33 |
| MEM_A_CNTRL | MEM_45S | MEM_CTRL | MEM_CS L<1..0> | 16 31 33 |
| MEM_A_CNTRL | MEM_45S | MEM_CTRL | MEM_ODT<1..0> | 16 31 33 |
| MEM_A_CMD | MEM_55S | MEM_CMD | MEM_A A<14..0> | 16 17 31 33 |
| MEM_A_CMD | MEM_55S | MEM_CMD | MEM_A BS<2..0> | 17 31 33 |
| MEM_A_CMD | MEM_55S | MEM_CMD | MEM_A RAS L | 17 31 33 |
| MEM_A_CMD | MEM_55S | MEM_CMD | MEM_A CAS L | 17 31 33 |
| MEM_A_CMD | MEM_55S | MEM_CMD | MEM_A WE L | 17 31 33 |
| MEM_A_DO_BYTE0 | MEM_55S | MEM_DATA | MEM_A DQ<7..0> | 17 31 |
| MEM_A_DO_BYTE1 | MEM_55S | MEM_DATA | MEM_A DQ<15..8> | 17 31 |
| MEM_A_DO_BYTE2 | MEM_55S | MEM_DATA | MEM_A DQ<23..16> | 17 31 |
| MEM_A_DO_BYTE3 | MEM_55S | MEM_DATA | MEM_A DQ<31..24> | 17 31 |
| MEM_A_DO_BYTE4 | MEM_55S | MEM_DATA | MEM_A DQ<39..32> | 17 31 |
| MEM_A_DO_BYTE5 | MEM_55S | MEM_DATA | MEM_A DQ<47..40> | 17 31 |
| MEM_A_DO_BYTE6 | MEM_55S | MEM_DATA | MEM_A DQ<55..48> | 17 31 |
| MEM_A_DO_BYTE7 | MEM_55S | MEM_DATA | MEM_A DQ<63..56> | 17 31 |
| MEM_A_DM0 | MEM_55S | MEM_DATA | MEM_A DM<0> | 17 31 |
| MEM_A_DM1 | MEM_55S | MEM_DATA | MEM_A DM<1> | 17 31 |
| MEM_A_DM2 | MEM_55S | MEM_DATA | MEM_A DM<2> | 17 31 |
| MEM_A_DM3 | MEM_55S | MEM_DATA | MEM_A DM<3> | 17 31 |
| MEM_A_DM4 | MEM_55S | MEM_DATA | MEM_A DM<4> | 17 31 |
| MEM_A_DM5 | MEM_55S | MEM_DATA | MEM_A DM<5> | 17 31 |
| MEM_A_DM6 | MEM_55S | MEM_DATA | MEM_A DM<6> | 17 31 |
| MEM_A_DM7 | MEM_55S | MEM_DATA | MEM_A DM<7> | 17 31 |
| MEM_A_DQS0 | MEM_85D | MEM_DQS | MEM_A DOS P<0> | 17 31 |
| MEM_A_DQS0 | MEM_85D | MEM_DQS | MEM_A DOS N<0> | 17 31 |
| MEM_A_DQS1 | MEM_85D | MEM_DQS | MEM_A DOS P<1> | 17 31 |
| MEM_A_DQS1 | MEM_85D | MEM_DQS | MEM_A DOS N<1> | 17 31 |
| MEM_A_DQS2 | MEM_85D | MEM_DQS | MEM_A DOS P<2> | 17 31 |
| MEM_A_DQS2 | MEM_85D | MEM_DQS | MEM_A DOS N<2> | 17 31 |
| MEM_A_DQS3 | MEM_85D | MEM_DQS | MEM_A DOS P<3> | 17 31 |
| MEM_A_DQS3 | MEM_85D | MEM_DQS | MEM_A DOS N<3> | 17 31 |
| MEM_A_DQS4 | MEM_85D | MEM_DQS | MEM_A DOS P<4> | 17 31 |
| MEM_A_DQS4 | MEM_85D | MEM_DQS | MEM_A DOS N<4> | 17 31 |
| MEM_A_DQS5 | MEM_85D | MEM_DQS | MEM_A DOS P<5> | 17 31 |
| MEM_A_DQS5 | MEM_85D | MEM_DQS | MEM_A DOS N<5> | 17 31 |
| MEM_A_DQS6 | MEM_85D | MEM_DQS | MEM_A DOS P<6> | 17 31 |
| MEM_A_DQS6 | MEM_85D | MEM_DQS | MEM_A DOS N<6> | 17 31 |
| MEM_A_DQS7 | MEM_85D | MEM_DQS | MEM_A DOS P<7> | 17 31 |
| MEM_A_DQS7 | MEM_85D | MEM_DQS | MEM_A DOS N<7> | 17 31 |
| MEM_B_CLK | MEM_70D | MEM_CLK | MEM_CLK P<5..3> | 16 32 |
| MEM_B_CLK | MEM_70D | MEM_CLK | MEM_CLK N<5..3> | 16 32 |
| MEM_B_CNTRL | MEM_45S | MEM_CTRL | MEM_CKE<4..3> | 16 32 33 |
| MEM_B_CNTRL | MEM_45S | MEM_CTRL | MEM_CS L<3..2> | 16 32 33 |
| MEM_B_CNTRL | MEM_45S | MEM_CTRL | MEM_ODT<3..2> | 16 32 33 |
| MEM_B_CMD | MEM_55S | MEM_CMD | MEM_B A<14..0> | 16 17 32 33 |
| MEM_B_CMD | MEM_55S | MEM_CMD | MEM_B BS<2..0> | 17 32 33 |
| MEM_B_CMD | MEM_55S | MEM_CMD | MEM_B RAS L | 17 32 33 |
| MEM_B_CMD | MEM_55S | MEM_CMD | MEM_B CAS L | 17 32 33 |
| MEM_B_CMD | MEM_55S | MEM_CMD | MEM_B WE L | 17 32 33 |
| MEM_B_DO_BYTE0 | MEM_55S | MEM_DATA | MEM_B DQ<7..0> | 17 32 |
| MEM_B_DO_BYTE1 | MEM_55S | MEM_DATA | MEM_B DQ<15..8> | 17 32 |
| MEM_B_DO_BYTE2 | MEM_55S | MEM_DATA | MEM_B DQ<23..16> | 17 32 |
| MEM_B_DO_BYTE3 | MEM_55S | MEM_DATA | MEM_B DQ<31..24> | 17 32 |
| MEM_B_DO_BYTE4 | MEM_55S | MEM_DATA | MEM_B DQ<39..32> | 17 32 |
| MEM_B_DO_BYTE5 | MEM_55S | MEM_DATA | MEM_B DQ<47..40> | 17 32 |
| MEM_B_DO_BYTE6 | MEM_55S | MEM_DATA | MEM_B DQ<55..48> | 17 32 |
| MEM_B_DO_BYTE7 | MEM_55S | MEM_DATA | MEM_B DQ<63..56> | 17 32 |
| MEM_B_DM0 | MEM_55S | MEM_DATA | MEM_B DM<0> | 17 32 |
| MEM_B_DM1 | MEM_55S | MEM_DATA | MEM_B DM<1> | 17 32 |
| MEM_B_DM2 | MEM_55S | MEM_DATA | MEM_B DM<2> | 17 32 |
| MEM_B_DM3 | MEM_55S | MEM_DATA | MEM_B DM<3> | 17 32 |
| MEM_B_DM4 | MEM_55S | MEM_DATA | MEM_B DM<4> | 17 32 |
| MEM_B_DM5 | MEM_55S | MEM_DATA | MEM_B DM<5> | 17 32 |
| MEM_B_DM6 | MEM_55S | MEM_DATA | MEM_B DM<6> | 17 32 |
| MEM_B_DM7 | MEM_55S | MEM_DATA | MEM_B DM<7> | 17 32 |
| MEM_B_DQS0 | MEM_85D | MEM_DQS | MEM_B DOS P<0> | 17 32 |
| MEM_B_DQS0 | MEM_85D | MEM_DQS | MEM_B DOS N<0> | 17 32 |
| MEM_B_DQS1 | MEM_85D | MEM_DQS | MEM_B DOS P<1> | 17 32 |
| MEM_B_DQS1 | MEM_85D | MEM_DQS | MEM_B DOS N<1> | 17 32 |
| MEM_B_DQS2 | MEM_85D | MEM_DQS | MEM_B DOS P<2> | 17 32 |
| MEM_B_DQS2 | MEM_85D | MEM_DQS | MEM_B DOS N<2> | 17 32 |
| MEM_B_DQS3 | MEM_85D | MEM_DQS | MEM_B DOS P<3> | 17 32 |
| MEM_B_DQS3 | MEM_85D | MEM_DQS | MEM_B DOS N<3> | 17 32 |
| MEM_B_DQS4 | MEM_85D | MEM_DQS | MEM_B DOS P<4> | 17 32 |
| MEM_B_DQS4 | MEM_85D | MEM_DQS | MEM_B DOS N<4> | 17 32 |
| MEM_B_DQS5 | MEM_85D | MEM_DQS | MEM_B DOS P<5> | 17 32 |
| MEM_B_DQS5 | MEM_85D | MEM_DQS | MEM_B DOS N<5> | 17 32 |
| MEM_B_DQS6 | MEM_85D | MEM_DQS | MEM_B DOS P<6> | 17 32 |
| MEM_B_DQS6 | MEM_85D | MEM_DQS | MEM_B DOS N<6> | 17 32 |
| MEM_B_DQS7 | MEM_85D | MEM_DQS | MEM_B DOS P<7> | 17 32 |
| MEM_B_DQS7 | MEM_85D | MEM_DQS | MEM_B DOS N<7> | 17 32 |

Memory Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | REV. |
| NONE | 85 | 92 | |

Disk Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| IDE_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| SATA_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| SATA_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| IDE | * | =1.8:1_SPACING | ? |
| SATA | * | 20 MIL | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| HDA_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| HDA | * | =1.8:1_SPACING | ? |

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| USB_60S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| USB_90D | * | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF | =90_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| USB | * | 20 MIL | ? |
| USB_2CLK | * | 25 MIL | ? |

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SMB_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| SPI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SMB | * | =3:1_SPACING | ? |
| SPI | * | =1.8:1_SPACING | ? |

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | |
|---------------------------|-----------|---------|------------------------|
| | PHYSICAL | SPACING | |
| IDE_PDD | IDE_55S | IDE | IDE_PDD<15..0> 23 42 |
| IDE_PDA | IDE_55S | IDE | IDE_PDA<2..0> 23 42 |
| IDE_PDCA | IDE_55S | IDE | IDE_PDCA<1..0> 23 42 |
| IDE_PDCS | IDE_55S | IDE | IDE_PDCS1 L 23 42 |
| IDE_PDCS | IDE_55S | IDE | IDE_PDCS3 L 23 42 |
| IDE_CWTL | IDE_55S | IDE | IDE_PDIOW L 23 42 |
| IDE_PDIOR_L | IDE_55S | IDE | IDE_PDIOR L 23 42 |
| IDE_CNLI | IDE_55S | IDE | IDE_PDDACK L 23 42 |
| IDE_CNLI | IDE_55S | IDE | IDE_PDDACK N 23 42 |
| IDE_PDIORDY | IDE_55S | IDE | IDE_PDIORDY 23 42 |
| IDE_IRQ14 | IDE_55S | IDE | IDE_IRQ14 23 42 |
| IDE_RST_L | IDE_55S | IDE | ODD_RST_5VTOL L 24 42 |
| SATA_A_R2D | SATA_100D | SATA | SATA_A_R2D C P 23 80 |
| SATA_A_R2D | SATA_100D | SATA | SATA_A_R2D C N 23 80 |
| SATA_A_R2D | SATA_100D | SATA | SATA_A_R2D P 80 |
| SATA_A_R2D | SATA_100D | SATA | SATA_A_R2D N 80 |
| SATA_A_D2R | SATA_100D | SATA | SATA_A_D2R P 23 80 |
| SATA_A_D2R | SATA_100D | SATA | SATA_A_D2R N 23 80 |
| SATA_A_D2R | SATA_100D | SATA | SATA_A_D2R C P 80 |
| SATA_A_D2R | SATA_100D | SATA | SATA_A_D2R C N 80 |
| SATA_B_R2D | SATA_100D | SATA | SATA_B_R2D C P 23 42 |
| SATA_B_R2D | SATA_100D | SATA | SATA_B_R2D C N 23 42 |
| SATA_B_R2D | SATA_100D | SATA | SATA_B_R2D P 23 42 |
| SATA_B_R2D | SATA_100D | SATA | SATA_B_R2D N 23 42 |
| SATA_B_D2R | SATA_100D | SATA | SATA_B_D2R P 23 42 |
| SATA_B_D2R | SATA_100D | SATA | SATA_B_D2R N 23 42 |
| SATA_B_D2R | SATA_100D | SATA | SATA_B_D2R C P 23 42 |
| SATA_B_D2R | SATA_100D | SATA | SATA_B_D2R C N 23 42 |
| SATA_C_R2D | SATA_100D | SATA | SATA_C_R2D C P 23 42 |
| SATA_C_R2D | SATA_100D | SATA | SATA_C_R2D C N 23 42 |
| SATA_C_R2D | SATA_100D | SATA | SATA_C_R2D P 23 42 |
| SATA_C_R2D | SATA_100D | SATA | SATA_C_R2D N 23 42 |
| SATA_C_D2R | SATA_100D | SATA | SATA_C_D2R P 23 42 |
| SATA_C_D2R | SATA_100D | SATA | SATA_C_D2R N 23 42 |
| SATA_C_D2R | SATA_100D | SATA | SATA_C_D2R C P 23 42 |
| SATA_C_D2R | SATA_100D | SATA | SATA_C_D2R C N 23 42 |
| SATA_RBIA | SATA_55S | SATA | SATA_RBIA 42 |
| HDA_BIT_CLK | HDA_55S | HDA | HDA_BIT_CLK 23 34 |
| HDA_BIT_CLK | HDA_55S | HDA | HDA_BIT_CLK_R 23 34 |
| HDA_SYNC | HDA_55S | HDA | HDA_SYNC 23 34 |
| HDA_SYNC | HDA_55S | HDA | HDA_SYNC_R 23 34 |
| HDA_RST_L | HDA_55S | HDA | HDA_RST_L 23 34 |
| HDA_RST_L | HDA_55S | HDA | HDA_RST_L_R 23 34 |
| HDA_SDIN0 | HDA_55S | HDA | HDA_SDIN0 23 34 |
| HDA_SDIN0 | HDA_55S | HDA | HDA_SDIN0_CODEC 23 34 |
| HDA_SDOUT | HDA_55S | HDA | HDA_SDOUT 23 34 |
| HDA_SDOUT | HDA_55S | HDA | HDA_SDOUT_R 23 34 |
| USB_EXTA | USB_90D | USB | USB_EXTA_P 24 43 |
| USB_EXTA | USB_90D | USB | USB_EXTA_N 24 43 |
| USB_EXTA | USB_90D | USB | USB_EXTA_MUXED_P 24 43 |
| USB_EXTA | USB_90D | USB | USB_EXTA_MUXED_N 24 43 |
| USB_MINI | USB_90D | USB | USB_MINI_P 24 34 |
| USB_MINI | USB_90D | USB | USB_MINI_N 24 34 |
| USB_EXTD | USB_90D | USB | USB_EXTD_P 24 44 |
| USB_EXTD | USB_90D | USB | USB_EXTD_N 24 44 |
| USB_CAMERA | USB_90D | USB | USB_CAMERA_P 24 44 |
| USB_CAMERA | USB_90D | USB | USB_CAMERA_N 24 44 |
| USB_BT | USB_90D | USB | USB_BT_P 24 80 |
| USB_BT | USB_90D | USB | USB_BT_N 24 80 |
| USB_TPAD | USB_90D | USB | USB_TPAD_P 24 80 |
| USB_TPAD | USB_90D | USB | USB_TPAD_N 24 80 |
| USB_IR | USB_90D | USB | USB_IR_P 7 24 80 |
| USB_IR | USB_90D | USB | USB_IR_N 7 24 80 |
| USB_EXTB | USB_90D | USB | USB_EXTB_P 24 34 |
| USB_EXTB | USB_90D | USB | USB_EXTB_N 24 34 |
| USB_EXCARD | USB_90D | USB | USB_EXCARD_P 24 34 |
| USB_EXCARD | USB_90D | USB | USB_EXCARD_N 24 34 |
| USB_EXTC | USB_90D | USB | USB_EXTC_P 24 34 |
| USB_EXTC | USB_90D | USB | USB_EXTC_N 24 34 |
| USB_RBIA | USB_60S | USB | USB_RBIA 24 |
| SMB_SB_SCT | SMB_55S | SMB | SMB_CLK 25 48 |
| SMB_SB_SDA | SMB_55S | SMB | SMB_DATA 25 48 |
| SMB_SB_ME_SCL | SMB_55S | SMB | SMB_ME_CLK 25 48 |
| SMB_SB_ME_SDA | SMB_55S | SMB | SMB_ME_DATA 25 48 |
| SPI_SCLK | SPI_55S | SPI | SPI_SCLK_R 24 56 |
| SPI_SCLK | SPI_55S | SPI | SPI_SCLK 56 |
| SPI_SCLK | SPI_55S | SPI | SPI_A_SCLK_R 56 |
| SPI_SCLK | SPI_55S | SPI | SPI_B_SCLK_R 56 |
| SPI_SI | SPI_55S | SPI | SPI_SI_R 24 56 |
| SPI_SI | SPI_55S | SPI | SPI_SI 56 |
| SPI_SI | SPI_55S | SPI | SPI_A_SI_R 56 |
| SPI_SI | SPI_55S | SPI | SPI_B_SI_R 56 |
| SPI_SO | SPI_55S | SPI | SPI_SO 24 56 |
| SPI_SO | SPI_55S | SPI | SPI_A_SO_R 56 |
| SPI_SO | SPI_55S | SPI | SPI_B_SO 56 |
| SPI_SO | SPI_55S | SPI | SPI_B_SO_R 56 |
| SPI_CE_L0 | SPI_55S | SPI | SPI_CE_R_L<0> 24 56 |
| SPI_CE_L0 | SPI_55S | SPI | SPI_CE_L<0> 56 |
| SPI_CE_L1 | SPI_55S | SPI | SPI_CE_R_L<1> 56 |
| SPI_CE_L1 | SPI_55S | SPI | SPI_CE_L<1> 56 |

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 86 | 92 | |

PCI Bus Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| PCI_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| PCI | * | =2:1_SPACING | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLINK_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLINK_12MIL | * | =STANDARD | 12 MILS | 5 MILS | 300 MILS | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLINK | * | =1.8:1_SPACING | ? |
| CLINK_VREF | * | 12 MILS | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| ENET_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENET_MDI | * | 25 MILS | ? |

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|-------------|------------|---------------------|-------|
| | PHYSICAL | SPACING | | |
| PCI_AD | PCI_55S | PCI | PCI_AD<18..0> | 24 38 |
| PCI_AD19 | PCI_55S | PCI | PCI_AD<19> | 24 38 |
| PCI_AD20 | PCI_55S | PCI | PCI_AD<20> | 24 38 |
| PCI_AD | PCI_55S | PCI | PCI_AD<31..21> | 24 38 |
| PCI_AD | PCI_55S | PCI | PCI_PAR | 24 38 |
| PCI_C_BE_L | PCI_55S | PCI | PCI_C_BE_L<3..0> | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_IRDY_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_DEVSEL_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_PERR_L | 24 38 |
| PCI_LOCK_L | PCI_55S | PCI | PCI_LOCK_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_SERR_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_STOP_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_TRDY_L | 24 38 |
| PCI_CNTRL | PCI_55S | PCI | PCI_FRAME_L | 24 38 |
| PCI_FW_REQ_L | PCI_55S | PCI | PCI_FW_REQ_L | 24 38 |
| PCI_FW_GNT_L | PCI_55S | PCI | PCI_FW_GNT_L | 24 38 |
| PCI_REQ1_L | PCI_55S | PCI | PCI_REQ1_L | 24 38 |
| PCI_GNT1_L | PCI_55S | PCI | PCI_GNT1_L | 24 38 |
| PCI_REQ2_L | PCI_55S | PCI | PCI_REQ2_L | 24 38 |
| PCI_GNT2_L | PCI_55S | PCI | PCI_GNT2_L | 24 38 |
| INT_PIRQA_L | PCI_55S | PCI | INT_PIRQA_L | 24 38 |
| INT_PIRQB_L | PCI_55S | PCI | INT_PIRQB_L | 24 38 |
| INT_PIROC_L | PCI_55S | PCI | INT_PIROC_L | 24 38 |
| INT_PIROD_L | PCI_55S | PCI | INT_PIROD_L | 24 38 |
| INT_PIROE_L | PCI_55S | PCI | INT_PIROE_L | 24 38 |
| INT_PIROF_L | PCI_55S | PCI | INT_PIROF_L | 24 38 |
| PCIE_A_R2D | PCIE_100D | PCIE | PCIE_A_R2D_C_P | 24 34 |
| PCIE_A_R2D | PCIE_100D | PCIE | PCIE_A_R2D_C_N | 24 34 |
| PCIE_A_D2R | PCIE_100D | PCIE | PCIE_A_D2R_P | 24 34 |
| PCIE_A_D2R | PCIE_100D | PCIE | PCIE_A_D2R_N | 24 34 |
| PCIE_B_R2D | PCIE_100D | PCIE | PCIE_B_R2D_C_P | 24 34 |
| PCIE_B_R2D | PCIE_100D | PCIE | PCIE_B_R2D_C_N | 24 34 |
| PCIE_B_D2R | PCIE_100D | PCIE | PCIE_B_D2R_P | 24 34 |
| PCIE_B_D2R | PCIE_100D | PCIE | PCIE_B_D2R_N | 24 34 |
| PCIE_EXCARD_R2D | PCIE_100D | PCIE | PCIE_EXCARD_R2D_C_P | 24 34 |
| PCIE_EXCARD_R2D | PCIE_100D | PCIE | PCIE_EXCARD_R2D_C_N | 24 34 |
| PCIE_EXCARD_D2R | PCIE_100D | PCIE | PCIE_EXCARD_D2R_P | 24 34 |
| PCIE_EXCARD_D2R | PCIE_100D | PCIE | PCIE_EXCARD_D2R_N | 24 34 |
| PCIE_FW_R2D | PCIE_100D | PCIE | PCIE_FW_R2D_C_P | 24 34 |
| PCIE_FW_R2D | PCIE_100D | PCIE | PCIE_FW_R2D_C_N | 24 34 |
| PCIE_FW_D2R | PCIE_100D | PCIE | PCIE_FW_D2R_P | 24 34 |
| PCIE_FW_D2R | PCIE_100D | PCIE | PCIE_FW_D2R_N | 24 34 |
| PCIE_MINI_R2D | PCIE_100D | PCIE | PCIE_MINI_R2D_C_P | 24 34 |
| PCIE_MINI_R2D | PCIE_100D | PCIE | PCIE_MINI_R2D_C_N | 24 34 |
| PCIE_MINI_D2R | PCIE_100D | PCIE | PCIE_MINI_D2R_P | 24 34 |
| PCIE_MINI_D2R | PCIE_100D | PCIE | PCIE_MINI_D2R_N | 24 34 |
| GLAN_COMP | | | GLAN_COMP | 23 |
| CLINK_NB | CLINK_55S | CLINK | CLINK_NB_CLK | 16 25 |
| CLINK_NB | CLINK_55S | CLINK | CLINK_NB_DATA | 16 25 |
| CLINK_NB_RESET_L | CLINK_55S | CLINK | CLINK_NB_RESET_L | 16 25 |
| CLINK_WLAN | CLINK_55S | CLINK | CLINK_WLAN_CLK | 16 25 |
| CLINK_WLAN | CLINK_55S | CLINK | CLINK_WLAN_DATA | 16 25 |
| CLINK_WLAN_RESET_L | CLINK_55S | CLINK | CLINK_WLAN_RESET_L | 16 25 |
| NB_CLINK_VREF | CLINK_12MIL | CLINK_VREF | NB_CLINK_VREF | 16 |
| SB_CLINK_VREF0 | CLINK_12MIL | CLINK_VREF | SB_CLINK_VREF0 | 25 |
| SB_CLINK_VREF1 | CLINK_12MIL | CLINK_VREF | SB_CLINK_VREF1 | 25 |
| PCIE_ENET_R2D | PCIE_100D | PCIE | PCIE_ENET_R2D_C_P | 24 35 |
| PCIE_ENET_R2D | PCIE_100D | PCIE | PCIE_ENET_R2D_C_N | 24 35 |
| PCIE_ENET_R2D | PCIE_100D | PCIE | PCIE_ENET_R2D_P | 24 35 |
| PCIE_ENET_R2D | PCIE_100D | PCIE | PCIE_ENET_R2D_N | 24 35 |
| PCIE_ENET_D2R | PCIE_100D | PCIE | PCIE_ENET_D2R_P | 24 35 |
| PCIE_ENET_D2R | PCIE_100D | PCIE | PCIE_ENET_D2R_N | 24 35 |
| PCIE_ENET_D2R | PCIE_100D | PCIE | PCIE_ENET_D2R_C_P | 24 35 |
| PCIE_ENET_D2R | PCIE_100D | PCIE | PCIE_ENET_D2R_C_N | 24 35 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_P<0> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_N<0> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_P<1> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_N<1> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_P<2> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_N<2> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_P<3> | 35 37 |
| ENET_MDI | ENET_100D | ENET_MDI | ENET_MDI_N<3> | 35 37 |

SB Constraints (2 of 2)

SYNC_MASTER=T9_NAME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 87 | 92 | |

Clock Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| CLK_FSB_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CLK_PCIE_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| CLK_MED_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| CLK_SLOW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| CLK_FSB | * | 25 MIL | ? |
| CLK_PCIE | * | 20 MIL | ? |
| CLK_MED | * | 20 MIL | ? |
| CLK_SLOW | * | 10 MIL | ? |

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|----------|--------------------------------|----------|
| | PHYSICAL | SPACING | | |
| CK505_CPU0 | CLK_FSB_100D | CLK_FSB | CK505_CPU0_P | 29 30 |
| CK505_CPU0 | CLK_FSB_100D | CLK_FSB | CK505_CPU0_N | 29 30 |
| CK505_NB | CLK_FSB_100D | CLK_FSB | CK505_CPU1_P | 29 30 |
| CK505_NB | CLK_FSB_100D | CLK_FSB | CK505_CPU1_N | 29 30 |
| CK505_ITP | CLK_FSB_100D | CLK_FSB | CK505_CPU2_ITP_SRC10_P | 29 30 |
| CK505_ITP | CLK_FSB_100D | CLK_FSB | CK505_CPU2_ITP_SRC10_N | 29 30 |
| CK505_PCIF0 | CLK_MED_55S | CLK_MED | CK505_PCIF0_CLK_ITPEN | 29 30 |
| CK505_PCIF1 | CLK_MED_55S | CLK_MED | CK505_PCIF1_CLK | 29 30 |
| CK505_PCI1 | CLK_MED_55S | CLK_MED | CK505_PCI1_CLK | 29 30 |
| CK505_PCI2 | CLK_MED_55S | CLK_MED | CK505_PCI2_CLK | 29 30 |
| CK505_PCI3 | CLK_MED_55S | CLK_MED | CK505_PCI3_CLK | 29 30 |
| CK505_PCI4 | CLK_MED_55S | CLK_MED | CK505_PCI4_CLK | 29 30 |
| CK505_PCI5 | CLK_MED_55S | CLK_MED | CK505_PCI5_CLK_FCTSEL | 29 30 |
| (CPU_BSEL0) | CLK_MED_55S | CLK_MED | CK505_48M_FSA | 29 30 |
| (CPU_BSEL2) | CLK_MED_55S | CLK_MED | CK505_REF0_FSC | 29 30 |
| CK505_DOT96 | CLK_PCIE_100D | CLK_PCIE | CK505_DOT96_27M_P | 29 30 |
| CK505_DOT96 | CLK_PCIE_100D | CLK_PCIE | CK505_DOT96_27M_N | 29 30 |
| CK505_LVDS | CLK_PCIE_100D | CLK_PCIE | CK505_LVDS_P | 29 30 |
| CK505_LVDS | CLK_PCIE_100D | CLK_PCIE | CK505_LVDS_N | 29 30 |
| CK505_SRC1 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1_P | 29 30 |
| CK505_SRC1 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC1_N | 29 30 |
| CK505_SRC2 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC2_P | 29 30 |
| CK505_SRC2 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC2_N | 29 30 |
| CK505_SRC3 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3_P | 29 30 |
| CK505_SRC3 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC3_N | 29 30 |
| CK505_SRC4 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4_P | 29 30 |
| CK505_SRC4 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC4_N | 29 30 |
| CK505_SRC5 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC5_P | 29 30 |
| CK505_SRC5 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC5_N | 29 30 |
| CK505_SRC6 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC6_P | 29 30 |
| CK505_SRC6 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC6_N | 29 30 |
| CK505_SRC7 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7_P | 29 30 |
| CK505_SRC7 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC7_N | 29 30 |
| CK505_SRC8 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8_P | 29 30 |
| CK505_SRC8 | CLK_PCIE_100D | CLK_PCIE | CK505_SRC8_N | 29 30 |
| (CK505_CPU) | CLK_FSB_100D | CLK_FSB | FSB_CLK_CPU_P | 7 10 30 |
| (CK505_CPU) | CLK_FSB_100D | CLK_FSB | FSB_CLK_CPU_N | 7 10 30 |
| (CK505_NB) | CLK_FSB_100D | CLK_FSB | FSB_CLK_NB_P | 7 14 30 |
| (CK505_NB) | CLK_FSB_100D | CLK_FSB | FSB_CLK_NB_N | 7 14 30 |
| (CK505_ITP) | CLK_FSB_100D | CLK_FSB | XDP_CLK_P | 13 30 83 |
| (CK505_ITP) | CLK_FSB_100D | CLK_FSB | XDP_CLK_N | 13 30 83 |
| (CK505_PCIF0) | CLK_MED_55S | CLK_MED | PCI_CLK33M_LPCPLUS | 7 30 47 |
| (CK505_PCIF1) | CLK_MED_55S | CLK_MED | PCI_CLK33M_SB | 24 30 |
| (CK505_PCI1) | CLK_MED_55S | CLK_MED | PCI_CLK33M_FW | 30 38 |
| (CK505_PCI2) | CLK_MED_55S | CLK_MED | PCI_CLK33M_TPM | 30 45 |
| (CK505_PCI3) | CLK_MED_55S | CLK_MED | PCI_CLK33M_SMC | 30 45 |
| (CPU_BSEL0) | CLK_MED_55S | CLK_MED | CK505_PCI4 is project-specific | |
| (CPU_BSEL2) | CLK_MED_55S | CLK_MED | CK505_PCI5 is project-specific | |
| (CPU_BSEL0) | CLK_MED_55S | CLK_MED | SB_CLK48M_USBCTRL | 25 30 |
| (CPU_BSEL2) | CLK_MED_55S | CLK_MED | SB_CLK14P3M_TIMER | 25 30 |
| (CPU_BSEL0) | CLK_MED_55S | CLK_MED | CK505_FSA | 30 |
| (CPU_BSEL2) | CLK_MED_55S | CLK_MED | CK505_FSC | 30 |
| (CK505_DOT96) | CLK_PCIE_100D | CLK_PCIE | NB_CLK96M_DOT_P | 7 |
| (CK505_DOT96) | CLK_PCIE_100D | CLK_PCIE | NB_CLK96M_DOT_N | 7 |
| (CK505_LVDS) | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_DPLLSS_P | 7 22 30 |
| (CK505_LVDS) | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_DPLLSS_N | 7 22 30 |
| (CK505_SRC1) | CLK_PCIE_100D | CLK_PCIE | PEG_CLK100M_P | 9 |
| (CK505_SRC1) | CLK_PCIE_100D | CLK_PCIE | PEG_CLK100M_N | 9 |
| (CK505_SRC2) | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_DMI_P | 24 30 |
| (CK505_SRC2) | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_DMI_N | 24 30 |
| (CK505_SRC3) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_EXCARD_P | 30 34 |
| (CK505_SRC3) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_EXCARD_N | 30 34 |
| (CK505_SRC4) | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_SATA_P | 23 30 |
| (CK505_SRC4) | CLK_PCIE_100D | CLK_PCIE | SB_CLK100M_SATA_N | 23 30 |
| (CK505_SRC5) | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_PCIE_P | 7 16 30 |
| (CK505_SRC5) | CLK_PCIE_100D | CLK_PCIE | NB_CLK100M_PCIE_N | 7 16 30 |
| (CK505_SRC6) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_P | 30 34 |
| (CK505_SRC6) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_MINI_N | 30 34 |
| (CK505_SRC7) | | | CK505_SRC7 is project-specific | |
| (CK505_SRC8) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_ENET_P | 30 35 |
| (CK505_SRC8) | CLK_PCIE_100D | CLK_PCIE | PCIE_CLK100M_ENET_N | 30 35 |

SMC SMC Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|----------|---------|--------------------|----|
| | PHYSICAL | SPACING | | |
| SMBUS_SMC_A_S3_SCL | SMB_55S | SMB | SMBUS_SMC_A_S3_SCL | 48 |
| SMBUS_SMC_A_S3_SDA | SMB_55S | SMB | SMBUS_SMC_A_S3_SDA | 48 |
| SMBUS_SMC_B_S0_SCL | SMB_55S | SMB | SMBUS_SMC_B_S0_SCL | 48 |
| SMBUS_SMC_B_S0_SDA | SMB_55S | SMB | SMBUS_SMC_B_S0_SDA | 48 |
| SMBUS_SMC_0_S0_SCL | SMB_55S | SMB | SMBUS_SMC_0_S0_SCL | 48 |
| SMBUS_SMC_0_S0_SDA | SMB_55S | SMB | SMBUS_SMC_0_S0_SDA | 48 |
| SMBUS_SMC_BSA_SCL | SMB_55S | SMB | SMBUS_SMC_BSA_SCL | 48 |
| SMBUS_SMC_BSA_SDA | SMB_55S | SMB | SMBUS_SMC_BSA_SDA | 48 |
| SMBUS_SMC_MGMT_SCL | SMB_55S | SMB | SMBUS_SMC_MGMT_SCL | 48 |
| SMBUS_SMC_MGMT_SDA | SMB_55S | SMB | SMBUS_SMC_MGMT_SDA | 48 |

Clock & SMC Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 88 | 92 | |

FireWire Interface Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| FW_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |
| FW_110D | * | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF | =110_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| FW | * | =2:1_SPACING | ? |
| FW_TP | * | =3:1_SPACING | ? |

FireWire Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | SPACING |
|---------------------------|-------------|---------|--------------------|
| | PHYSICAL | SPACING | |
| FW_D_CTL | FW_55S | FW | FW_LINK<7..0> |
| FW_D_CTL | FW_55S | FW | FW_CTL<1..0> |
| FW_LCLK | CLK_MED_55S | CLK_MED | CLKFW_LINK_LCLK |
| FW_LCLK | CLK_MED_55S | CLK_MED | CLKFW_PHY_LCLK |
| FW_PCLK | CLK_MED_55S | CLK_MED | CLKFW_LINK_PCLK |
| FW_PCLK | CLK_MED_55S | CLK_MED | CLKFW_PHY_PCLK |
| FW_LKON | FW_55S | FW | FW_LKON |
| FW_LKON | FW_55S | FW | FW_LKON_R |
| FW_LPS | FW_55S | FW | FW_LPS |
| FW_LREQ | FW_55S | FW | FW_LREQ |
| FW_PINT | FW_55S | FW | FW_PINT |
| FWPHY_CLK98P304M_XI | CLK_MED_55S | CLK_MED | CLK98P304M_FW_XI_R |
| FWPHY_CLK98P304M_XI | CLK_MED_55S | CLK_MED | CLK98P304M_FW_XI |
| FW_0_TPA | FW_110D | FW_TP | FW_0_TPA_P |
| FW_0_TPA | FW_110D | FW_TP | FW_0_TPA_N |
| FW_0_TPB | FW_110D | FW_TP | FW_0_TPB_P |
| FW_0_TPB | FW_110D | FW_TP | FW_0_TPB_N |
| FW_1_TPA | FW_110D | FW_TP | FW_1_TPA_P |
| FW_1_TPA | FW_110D | FW_TP | FW_1_TPA_N |
| FW_1_TPB | FW_110D | FW_TP | FW_1_TPB_P |
| FW_1_TPB | FW_110D | FW_TP | FW_1_TPB_N |

Port 2 Not Used

FireWire Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

| | | |
|-------|----------------|-------|
| SIZE | DRAWING NUMBER | REV. |
| D | 051-7261 | A.0.0 |
| SCALE | SHT | OF |
| NONE | 89 | 92 |

GDDR3 Frame Buffer Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| GDDR3_40R50SE | * | =50_OHM_SE | =40_OHM_SE | =50_OHM_SE | 12.7 MM | =STANDARD | =STANDARD |
| GDDR3_50SE | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| GDDR3_80D | * | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF | =80_OHM_DIFF |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GDDR3_CLK | * | =2.5:1_SPACING | ? |
| GDDR3_CMD | * | =2.5:1_SPACING | ? |
| GDDR3_DATA | * | =2.5:1_SPACING | ? |
| GDDR3_DQS | * | =2.5:1_SPACING | ? |

Video Signal Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| TMDS_100D | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| VGA_50S | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =STANDARD | =STANDARD |
| VGA_55S | * | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =STANDARD | =STANDARD |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| TMDS | * | 20 MIL | ? |
| VGA | * | 20 MIL | ? |
| VGA_SYNC | * | 20 MIL | ? |

GDDR3 FB A/B Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|------------|-----------------|-------|
| | PHYSICAL | SPACING | | |
| FB_A_CLK_P | GDDR3_80D | GDDR3_CLK | FB A CLK P<0> | 70 71 |
| FB_A_CLK_N<0> | GDDR3_80D | GDDR3_CLK | FB A CLK N<0> | 70 71 |
| FB_B_CLK_P | GDDR3_80D | GDDR3_CLK | FB B CLK P<1> | 70 71 |
| FB_B_CLK_N<1> | GDDR3_80D | GDDR3_CLK | FB B CLK N<1> | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A MA<1..0> | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A MA<11..6> | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A BA<2..0> | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A RAS_L | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A CAS_L | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A WE_L | 70 71 |
| FB_AB_CMD_PD | GDDR3_40R50SE | GDDR3_CMD | FB A CKE | 70 71 |
| FB_AB_CMD | GDDR3_40R50SE | GDDR3_CMD | FB A CS0_L | 70 71 |
| FB_AB_CMD_PD | GDDR3_40R50SE | GDDR3_CMD | FB A DRAM_RST | 70 71 |
| FB_A_CMD | GDDR3_50SE | GDDR3_CMD | FB A LMA<5..2> | 70 71 |
| FB_B_CMD | GDDR3_50SE | GDDR3_CMD | FB B UMA<5..2> | 70 71 |
| FB_A_WDQS0 | GDDR3_50SE | GDDR3_DQS | FB A WDQS<0> | 70 71 |
| FB_A_WDQS1 | GDDR3_50SE | GDDR3_DQS | FB A WDQS<1> | 70 71 |
| FB_A_WDQS2 | GDDR3_50SE | GDDR3_DQS | FB A WDQS<2> | 70 71 |
| FB_A_WDQS3 | GDDR3_50SE | GDDR3_DQS | FB A WDQS<3> | 70 71 |
| FB_A_RDQS0 | GDDR3_50SE | GDDR3_DQS | FB A RDQS<0> | 70 71 |
| FB_A_RDQS1 | GDDR3_50SE | GDDR3_DQS | FB A RDQS<1> | 70 71 |
| FB_A_RDQS2 | GDDR3_50SE | GDDR3_DQS | FB A RDQS<2> | 70 71 |
| FB_A_RDQS3 | GDDR3_50SE | GDDR3_DQS | FB A RDQS<3> | 70 71 |
| FB_A_DQ_BYTE0 | GDDR3_50SE | GDDR3_DATA | FB A DQ<7..0> | 70 71 |
| FB_A_DQ_BYTE1 | GDDR3_50SE | GDDR3_DATA | FB A DQ<15..8> | 70 71 |
| FB_A_DQ_BYTE2 | GDDR3_50SE | GDDR3_DATA | FB A DQ<23..16> | 70 71 |
| FB_A_DQ_BYTE3 | GDDR3_50SE | GDDR3_DATA | FB A DQ<31..24> | 70 71 |
| FB_A_DQM0 | GDDR3_50SE | GDDR3_DATA | FB A DQM L<0> | 70 71 |
| FB_A_DQM1 | GDDR3_50SE | GDDR3_DATA | FB A DQM L<1> | 70 71 |
| FB_A_DQM2 | GDDR3_50SE | GDDR3_DATA | FB A DQM L<2> | 70 71 |
| FB_A_DQM3 | GDDR3_50SE | GDDR3_DATA | FB A DQM L<3> | 70 71 |
| FB_B_WDQS0 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<4> | 70 71 |
| FB_B_WDQS1 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<5> | 70 71 |
| FB_B_WDQS2 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<6> | 70 71 |
| FB_B_WDQS3 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<7> | 70 71 |
| FB_B_RDQS0 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<4> | 70 71 |
| FB_B_RDQS1 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<5> | 70 71 |
| FB_B_RDQS2 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<6> | 70 71 |
| FB_B_RDQS3 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<7> | 70 71 |
| FB_B_DQ_BYTE0 | GDDR3_50SE | GDDR3_DATA | FB B DQ<39..32> | 70 71 |
| FB_B_DQ_BYTE1 | GDDR3_50SE | GDDR3_DATA | FB B DQ<47..40> | 70 71 |
| FB_B_DQ_BYTE2 | GDDR3_50SE | GDDR3_DATA | FB B DQ<55..48> | 70 71 |
| FB_B_DQ_BYTE3 | GDDR3_50SE | GDDR3_DATA | FB B DQ<63..56> | 70 71 |
| FB_B_DQM0 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<4> | 70 71 |
| FB_B_DQM1 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<5> | 70 71 |
| FB_B_DQM2 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<6> | 70 71 |
| FB_B_DQM3 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<7> | 70 71 |

GDDR3 FB C/D Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|---------------|------------|-----------------|-------|
| | PHYSICAL | SPACING | | |
| FB_C_CLK_P | GDDR3_80D | GDDR3_CLK | FB B CLK P<0> | 70 72 |
| FB_C_CLK_N<0> | GDDR3_80D | GDDR3_CLK | FB B CLK N<0> | 70 72 |
| FB_D_CLK_P | GDDR3_80D | GDDR3_CLK | FB B CLK P<1> | 70 72 |
| FB_D_CLK_N<1> | GDDR3_80D | GDDR3_CLK | FB B CLK N<1> | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B MA<1..0> | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B MA<11..6> | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B BA<2..0> | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B RAS_L | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B CAS_L | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B WE_L | 70 72 |
| FB_CD_CMD_PD | GDDR3_40R50SE | GDDR3_CMD | FB B CKE | 70 72 |
| FB_CD_CMD | GDDR3_40R50SE | GDDR3_CMD | FB B CS0_L | 70 72 |
| FB_CD_CMD_PD | GDDR3_40R50SE | GDDR3_CMD | FB B DRAM_RST | 70 72 |
| FB_C_CMD | GDDR3_50SE | GDDR3_CMD | FB B LMA<5..2> | 70 72 |
| FB_D_CMD | GDDR3_50SE | GDDR3_CMD | FB B UMA<5..2> | 70 72 |
| FB_C_WDQS0 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<0> | 70 72 |
| FB_C_WDQS1 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<1> | 70 72 |
| FB_C_WDQS2 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<2> | 70 72 |
| FB_C_WDQS3 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<3> | 70 72 |
| FB_C_RDQS0 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<0> | 70 72 |
| FB_C_RDQS1 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<1> | 70 72 |
| FB_C_RDQS2 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<2> | 70 72 |
| FB_C_RDQS3 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<3> | 70 72 |
| FB_C_DQ_BYTE0 | GDDR3_50SE | GDDR3_DATA | FB B DQ<7..0> | 70 72 |
| FB_C_DQ_BYTE1 | GDDR3_50SE | GDDR3_DATA | FB B DQ<15..8> | 70 72 |
| FB_C_DQ_BYTE2 | GDDR3_50SE | GDDR3_DATA | FB B DQ<23..16> | 70 72 |
| FB_C_DQ_BYTE3 | GDDR3_50SE | GDDR3_DATA | FB B DQ<31..24> | 70 72 |
| FB_C_DQM0 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<0> | 70 72 |
| FB_C_DQM1 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<1> | 70 72 |
| FB_C_DQM2 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<2> | 70 72 |
| FB_C_DQM3 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<3> | 70 72 |
| FB_D_WDQS0 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<4> | 70 72 |
| FB_D_WDQS1 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<5> | 70 72 |
| FB_D_WDQS2 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<6> | 70 72 |
| FB_D_WDQS3 | GDDR3_50SE | GDDR3_DQS | FB B WDQS<7> | 70 72 |
| FB_D_RDQS0 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<4> | 70 72 |
| FB_D_RDQS1 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<5> | 70 72 |
| FB_D_RDQS2 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<6> | 70 72 |
| FB_D_RDQS3 | GDDR3_50SE | GDDR3_DQS | FB B RDQS<7> | 70 72 |
| FB_D_DQ_BYTE0 | GDDR3_50SE | GDDR3_DATA | FB B DQ<39..32> | 70 72 |
| FB_D_DQ_BYTE1 | GDDR3_50SE | GDDR3_DATA | FB B DQ<47..40> | 70 72 |
| FB_D_DQ_BYTE2 | GDDR3_50SE | GDDR3_DATA | FB B DQ<55..48> | 70 72 |
| FB_D_DQ_BYTE3 | GDDR3_50SE | GDDR3_DATA | FB B DQ<63..56> | 70 72 |
| FB_D_DQM0 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<4> | 70 72 |
| FB_D_DQM1 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<5> | 70 72 |
| FB_D_DQM2 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<6> | 70 72 |
| FB_D_DQM3 | GDDR3_50SE | GDDR3_DATA | FB B DQM L<7> | 70 72 |

G84M Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET_TYPE | | | |
|---------------------------|--------------|----------|---------------------|------------|
| | PHYSICAL | SPACING | | |
| (CK505_DOT96) | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M | 30 |
| | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_GATED | 30 74 |
| CK505_CLK27MSS | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_SS | 30 |
| | CLK_SLOW_55S | CLK_SLOW | GPU_CLK27M_SS_GATED | 30 74 |
| | LVDS_100D | LVDS | LVDS_L_CLK_P | 7 75 79 |
| | LVDS_100D | LVDS | LVDS_L_CLK_N | 7 75 79 |
| | LVDS_100D | LVDS | LVDS_L_DATA_P<3..0> | 7 74 75 79 |
| | LVDS_100D | LVDS | LVDS_L_DATA_N<3..0> | 7 74 75 79 |
| | LVDS_100D | LVDS | LVDS_U_CLK_P | 7 75 79 |
| | LVDS_100D | LVDS | LVDS_U_CLK_N | 7 75 79 |
| | LVDS_100D | LVDS | LVDS_U_DATA_P<3..0> | 7 74 75 79 |
| | LVDS_100D | LVDS | LVDS_U_DATA_N<3..0> | 7 74 75 79 |
| TMDS_CLK | TMDS_100D | TMDS | TMDS_CLK_P | 75 78 |
| TMDS_CLK | TMDS_100D | TMDS | TMDS_CLK_N | 75 78 |
| TMDS_DATA | TMDS_100D | TMDS | TMDS_DATA_P<5..0> | 75 78 |
| TMDS_DATA | TMDS_100D | TMDS | TMDS_DATA_N<5..0> | 75 78 |
| VGA_B_TV_C | VGA_50S | VGA | GPU_TV_C_VGA_R | 74 78 |
| VGA_G_TV_Y | VGA_50S | VGA | GPU_TV_Y_VGA_G | 74 78 |
| VGA_B_TV_COMP | VGA_50S | VGA | GPU_TV_COMP_VGA_B | 74 78 |
| | VGA_50S | VGA | GPU_VGA_R | 74 75 |
| | VGA_50S | VGA | GPU_VGA_G | 74 75 |
| | VGA_50S | VGA | GPU_VGA_B | 74 75 |
| | VGA_50S | VGA | GPU_TV_C | 74 75 |
| | VGA_50S | VGA | GPU_TV_Y | 74 75 |
| | VGA_50S | VGA | GPU_TV_COMP | 74 75 |
| VGA_SYNC | VGA_55S | VGA_SYNC | GPU_VGA_HSYNC | 75 78 |
| VGA_SYNC | VGA_55S | VGA_SYNC | GPU_VGA_VSYNC | 75 78 |

GPU (G84M) Constraints

SYNC_MASTER=M75_MLB SYNC_DATE=01/26/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 90 | 92 | |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| SENSE_1T01_55S | * | =1:1_DIFFPAIR | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |
| THERM_1T01_55S | * | =1:1_DIFFPAIR | =55_OHM_SE | =55_OHM_SE | =55_OHM_SE | =1:1_DIFFPAIR | =1:1_DIFFPAIR |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| SENSE | * | =2:1_SPACING | ? |
| THERM | * | =2:1_SPACING | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| ENETCONN | * | 25 MILS | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND | * | =STANDARD | ? |
| PP1V8_MEM | * | =STANDARD | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| GND_P2MM | * | 0.20 MM | 1000 |
| PWR_P2MM | * | 0.20 MM | 1000 |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| MEM_CLK | GND | * | GND_P2MM |
| MEM_CMD | GND | * | GND_P2MM |
| MEM_CTRL | GND | * | GND_P2MM |
| MEM_DATA | GND | * | GND_P2MM |
| MEM_DQS | GND | * | GND_P2MM |
| MEM_CLK | PP1V8_MEM | * | PWR_P2MM |
| MEM_CMD | PP1V8_MEM | * | PWR_P2MM |
| MEM_CTRL | PP1V8_MEM | * | PWR_P2MM |
| MEM_DATA | PP1V8_MEM | * | PWR_P2MM |
| MEM_DQS | PP1V8_MEM | * | PWR_P2MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| CLINK_VREF | GND | * | GND_P2MM |
| CLK_MED | GND | * | GND_P2MM |
| CLK_PCIE | GND | * | GND_P2MM |
| DMI | GND | * | GND_P2MM |
| PCIE | GND | * | GND_P2MM |
| SATA | GND | * | GND_P2MM |
| USB | GND | * | GND_P2MM |
| CLK_PCIE | SB_POWER | * | PWR_P2MM |
| DMI | SB_POWER | * | PWR_P2MM |
| SATA | SB_POWER | * | PWR_P2MM |
| USB | SB_POWER | * | PWR_P2MM |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| LVDS | GND | * | GND_P2MM |

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|--------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_70D | BOTTOM | | | 0.127 MM | 6.35 MM | | |

Allow 0.1 mm necks for >0.1 mm lines between thru-hole SO-DIMM pins.

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| MEM_45S | OVERRIDE | OVERRIDE | OVERRIDE | 0.100 MM | 2.54 MM | OVERRIDE | OVERRIDE |
| MEM_70D | ISL10 | | | 0.100 MM | 2.54 MM | | |
| MEM_85D | ISL4, ISL10 | | | 0.100 MM | 2.54 MM | | |

Graphics Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

| NET_PHYSICAL_TYPE | AREA_TYPE | PHYSICAL_RULE_SET |
|-------------------|-----------|-------------------|
| PCIE_100D | * | 100_DIFF_BGA |
| LVDS_100D | * | 100_DIFF_BGA |
| TMDS_100D | * | 100_DIFF_BGA |

SIM Card Constraints

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| WWAN_SIM | * | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE | =50_OHM_SE |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| WWAN_SIM | * | =2:1_SPACING | ? |

M76 Specific Net Properties

| ELECTRICAL_CONSTRAINT_SET | NET TYPE | | |
|---------------------------|----------------|----------|--------------------------|
| | PHYSICAL | SPACING | |
| (PCIE_EXCARD) | PCIE_100D | PCIE | PCIE_EXCARD_R2D_P |
| (PCIE_EXCARD) | PCIE_100D | PCIE | PCIE_EXCARD_R2D_N |
| (PCIE_MINI) | PCIE_100D | PCIE | PCIE_MINI_R2D_P |
| (PCIE_MINI) | PCIE_100D | PCIE | PCIE_MINI_R2D_N |
| | ENET_100D | ENET_MDI | ENET_MDI_R_P<3..0> |
| | ENET_100D | ENET_MDI | ENET_MDI_R_N<3..0> |
| | ENET_100D | ENETCONN | ENETCONN_P<3..0> |
| | ENET_100D | ENETCONN | ENETCONN_N<3..0> |
| | FW_110D | FW_TP | FW_PORT0_TPA_FL_P |
| | FW_110D | FW_TP | FW_PORT0_TPA_FL_N |
| | FW_110D | FW_TP | FW_PORT0_TPB_FL_P |
| | FW_110D | FW_TP | FW_PORT0_TPB_FL_N |
| (SATA_A_R2D) | SATA_100D | SATA | SATA_A_R2D_UF_P |
| (SATA_A_R2D) | SATA_100D | SATA | SATA_A_R2D_UF_N |
| (SATA_A_D2R) | SATA_100D | SATA | SATA_A_D2R_UF_P |
| (SATA_A_D2R) | SATA_100D | SATA | SATA_A_D2R_UF_N |
| (USB_EXT_A) | USB_90D | USB | USB2_EXT_A_MUXED_P |
| (USB_EXT_A) | USB_90D | USB | USB2_EXT_A_MUXED_N |
| (USB_EXT_A) | USB_90D | USB | USB2_RT_P |
| (USB_EXT_A) | USB_90D | USB | USB2_RT_N |
| (USB_EXT_D) | USB_90D | USB | USB_WWAN_F_P |
| (USB_EXT_D) | USB_90D | USB | USB_WWAN_F_N |
| (USB_CAMERA) | USB_90D | USB | USB_CAMERA_F_P |
| (USB_CAMERA) | USB_90D | USB | USB_CAMERA_F_N |
| SENSE_DIFFPAIR | SENSE_1T01_55S | SENSE | GFXIMVP6_VSEN_P |
| SENSE_DIFFPAIR | SENSE_1T01_55S | SENSE | NBCOREISNS_P |
| SENSE_DIFFPAIR | SENSE_1T01_55S | SENSE | PIV8ISNS_P |
| SENSE_DIFFPAIR | SENSE_1T01_55S | SENSE | PIV25ISNS_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | CPU_THERMSNS_D2_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | CPU_THERMD_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | GPU_THERMSNS_D_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | GPU_TDIODE_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | HSTHERMSNS_D_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | REMTHERMSNS_DX_P |
| THERM_DIFFPAIR | THERM_1T01_55S | THERM | RSF_THERMSNS_D_P |
| | LVDS_100D | LVDS | LVDS_L_CLK_CONN_F_P |
| | LVDS_100D | LVDS | LVDS_L_CLK_CONN_F_N |
| | LVDS_100D | LVDS | LVDS_L_CLK_CONN_P |
| | LVDS_100D | LVDS | LVDS_L_CLK_CONN_N |
| | LVDS_100D | LVDS | LVDS_L_DATA_CONN_P<3..0> |
| | LVDS_100D | LVDS | LVDS_L_DATA_CONN_N<3..0> |
| | LVDS_100D | LVDS | LVDS_U_CLK_CONN_P |
| | LVDS_100D | LVDS | LVDS_U_CLK_CONN_N |
| | LVDS_100D | LVDS | LVDS_U_DATA_CONN_P<3..0> |
| | LVDS_100D | LVDS | LVDS_U_DATA_CONN_N<3..0> |
| | TMDS_100D | TMDS | TMDS_CLK_R_P |
| | TMDS_100D | TMDS | TMDS_CLK_R_N |
| | TMDS_100D | TMDS | TMDS_CLK_F_P |
| | TMDS_100D | TMDS | TMDS_CLK_F_N |
| | TMDS_100D | TMDS | TMDS_DATA_F_P<5..0> |
| | TMDS_100D | TMDS | TMDS_DATA_F_N<5..0> |
| (VGA_R_TV_Y) | VGA_50S | VGA | VGA_R |
| (VGA_G_TV_C) | VGA_50S | VGA | VGA_G |
| (VGA_B_TV_COMP) | VGA_50S | VGA | VGA_B |
| (VGA_SYNC) | VGA_55S | VGA_SYNC | VGA_HSYNC_R |
| (VGA_SYNC) | VGA_55S | VGA_SYNC | VGA_VSYNC_R |
| (VGA_SYNC) | VGA_55S | VGA_SYNC | VGA_HSYNC |
| (VGA_SYNC) | VGA_55S | VGA_SYNC | VGA_VSYNC |
| | PP1V8_MEM | | =PP1V8_S3M_MEM_A |
| | PP1V8_MEM | | =PP1V8_S3M_MEM_B |
| | GND | | GND |
| | SB_POWER | | PP3V3_S5 |
| | SB_POWER | | PP3V3_S0 |
| | SB_POWER | | PP1V5_S0 |
| WWAN_SIM | WWAN_SIM | | WWAN_SIM_CLOCK |
| WWAN_SIM | WWAN_SIM | | WWAN_SIM_DATA |

M76 Specific Constraints

SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 91 | 92 | |

M75/M76 Board-Specific Spacing & Physical Constraints

| BOARD LAYERS | | | | BOARD AREAS | | | BOARD UNITS (MIL OR MM) | ALLEGRO VERSION |
|---|--|--|--|--------------|--|--|-------------------------|-----------------|
| TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM | | | | NO_TYPE, BGA | | | MM | 15.5.1 |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| DEFAULT | * | Y | =55_OHM_SE | =55_OHM_SE | 30 MM | 0 MM | 0 MM |
| STANDARD | * | Y | =DEFAULT | =DEFAULT | 12.7 MM | =DEFAULT | =DEFAULT |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 55_OHM_SE | TOP, BOTTOM | Y | 0.100 MM | 0.100 MM | | | |
| 55_OHM_SE | ISL2, ISL11 | Y | 0.250 MM | 0.076 MM | | | |
| 55_OHM_SE | * | Y | 0.076 MM | 0.076 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 50_OHM_SE | TOP, BOTTOM | Y | 0.125 MM | 0.125 MM | | | |
| 50_OHM_SE | * | Y | 0.090 MM | 0.090 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 45_OHM_SE | TOP, BOTTOM | Y | 0.150 MM | 0.150 MM | | | |
| 45_OHM_SE | * | Y | 0.105 MM | 0.105 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 40_OHM_SE | TOP, BOTTOM | Y | 0.185 MM | 0.185 MM | | | |
| 40_OHM_SE | * | Y | 0.131 MM | 0.131 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 27P4_OHM_SE | TOP, BOTTOM | Y | 0.335 MM | 0.335 MM | | | |
| 27P4_OHM_SE | * | Y | 0.240 MM | 0.240 MM | =STANDARD | =STANDARD | =STANDARD |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 70_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 70_OHM_DIFF | ISL3, ISL4 | Y | 0.149 MM | 0.149 MM | | 0.125 MM | 0.125 MM |
| 70_OHM_DIFF | ISL9, ISL10 | Y | 0.149 MM | 0.149 MM | | 0.125 MM | 0.125 MM |
| 70_OHM_DIFF | ISL2, ISL11 | Y | 0.185 MM | 0.185 MM | | 0.125 MM | 0.125 MM |
| 70_OHM_DIFF | TOP, BOTTOM | Y | 0.185 MM | 0.185 MM | | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 80_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 80_OHM_DIFF | ISL3, ISL4 | Y | 0.115 MM | 0.115 MM | | 0.125 MM | 0.125 MM |
| 80_OHM_DIFF | ISL9, ISL10 | Y | 0.115 MM | 0.115 MM | | 0.125 MM | 0.125 MM |
| 80_OHM_DIFF | ISL2, ISL11 | Y | 0.140 MM | 0.140 MM | | 0.125 MM | 0.125 MM |
| 80_OHM_DIFF | TOP, BOTTOM | Y | 0.140 MM | 0.140 MM | | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 85_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 85_OHM_DIFF | ISL3, ISL4 | Y | 0.101 MM | 0.101 MM | | 0.125 MM | 0.125 MM |
| 85_OHM_DIFF | ISL9, ISL10 | Y | 0.101 MM | 0.101 MM | | 0.125 MM | 0.125 MM |
| 85_OHM_DIFF | ISL2, ISL11 | Y | 0.125 MM | 0.125 MM | | 0.125 MM | 0.125 MM |
| 85_OHM_DIFF | TOP, BOTTOM | Y | 0.125 MM | 0.125 MM | | 0.125 MM | 0.125 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 90_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 90_OHM_DIFF | ISL3, ISL4 | Y | 0.102 MM | 0.102 MM | | 0.220 MM | 0.220 MM |
| 90_OHM_DIFF | ISL9, ISL10 | Y | 0.102 MM | 0.102 MM | | 0.220 MM | 0.220 MM |
| 90_OHM_DIFF | ISL2, ISL11 | Y | 0.130 MM | 0.130 MM | | 0.220 MM | 0.220 MM |
| 90_OHM_DIFF | TOP, BOTTOM | Y | 0.130 MM | 0.130 MM | | 0.220 MM | 0.220 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 100_OHM_DIFF | ISL3, ISL4 | Y | 0.080 MM | 0.080 MM | | 0.200 MM | 0.200 MM |
| 100_OHM_DIFF | ISL9, ISL10 | Y | 0.080 MM | 0.080 MM | | 0.200 MM | 0.200 MM |
| 100_OHM_DIFF | ISL2, ISL11 | Y | 0.099 MM | 0.099 MM | | 0.200 MM | 0.200 MM |
| 100_OHM_DIFF | TOP, BOTTOM | Y | 0.099 MM | 0.099 MM | | 0.200 MM | 0.200 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 110_OHM_DIFF | * | N | =STANDARD | =STANDARD | =STANDARD | =STANDARD | =STANDARD |
| 110_OHM_DIFF | ISL3, ISL4 | Y | 0.077 MM | 0.077 MM | | 0.330 MM | 0.330 MM |
| 110_OHM_DIFF | ISL9, ISL10 | Y | 0.077 MM | 0.077 MM | | 0.330 MM | 0.330 MM |
| 110_OHM_DIFF | ISL2, ISL11 | Y | 0.089 MM | 0.089 MM | | 0.330 MM | 0.330 MM |
| 110_OHM_DIFF | TOP, BOTTOM | Y | 0.089 MM | 0.089 MM | | 0.330 MM | 0.330 MM |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| DEFAULT | * | 0.1 MM | ? |
| STANDARD | * | =DEFAULT | ? |
| BGA_P1MM | * | =DEFAULT | ? |
| BGA_P2MM | * | =DEFAULT | ? |
| BGA_P3MM | * | =DEFAULT | ? |

| SPACING_RULE_SET | LAYER | LINE-TO-LINE SPACING | WEIGHT |
|------------------|-------|----------------------|--------|
| 1.5:1_SPACING | * | 0.15 MM | ? |
| 1.8:1_SPACING | * | 0.18 MM | ? |
| 2:1_SPACING | * | 0.2 MM | ? |
| 2.5:1_SPACING | * | 0.25 MM | ? |
| 3:1_SPACING | * | 0.3 MM | ? |
| 4:1_SPACING | * | 0.4 MM | ? |

| NET_SPACING_TYPE1 | NET_SPACING_TYPE2 | AREA_TYPE | SPACING_RULE_SET |
|-------------------|-------------------|-----------|------------------|
| * | * | BGA | BGA_P1MM |
| MEM_CLK | * | BGA | BGA_P2MM |
| CLK_FSB | * | BGA | BGA_P2MM |
| CLK_PCIE | * | BGA | BGA_P2MM |
| CLK_MED | * | BGA | BGA_P2MM |
| CLK_SLOW | * | BGA | BGA_P2MM |
| FSB_DSTB | FSB_DSTB | BGA | BGA_P3MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 1:1_DIFFPAIR | * | Y | =STANDARD | =STANDARD | =STANDARD | 0.1 MM | 0.1 MM |

| PHYSICAL_RULE_SET | LAYER | ALLOW ROUTE ON LAYER? | MINIMUM LINE WIDTH | MINIMUM NECK WIDTH | MAXIMUM NECK LENGTH | DIFFPAIR PRIMARY GAP | DIFFPAIR NECK GAP |
|-------------------|-------------|-----------------------|--------------------|--------------------|---------------------|----------------------|-------------------|
| 100_DIFF_BGA | * | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |
| 100_DIFF_BGA | ISL3, ISL4 | Y | | 0.075 MM | | | 0.125 MM |
| 100_DIFF_BGA | ISL9, ISL10 | Y | | 0.075 MM | | | 0.125 MM |
| 100_DIFF_BGA | ISL2, ISL11 | Y | | 0.085 MM | | | 0.140 MM |
| 100_DIFF_BGA | TOP, BOTTOM | Y | | 0.085 MM | | | 0.140 MM |

NOTE: 100 DIFF BGA is for select 100-ohm differential pairs with routing difficulties through BGAs. Default width/spacing is 100-ohm differential, but pairs can neck to 95-ohms without DRC.

M75/M76 Rule Definitions

SYNC_MASTER=M76_MLB SYNC_DATE=02/02/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

| | | | |
|---------------------|------|----------------|-------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
| | D | 051-7261 | A.0.0 |
| SCALE | SHT | OF | |
| NONE | 92 | 92 | |