

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
E		287417	PRODUCTION RELEASED	08/07/03	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA / L3 CACHE INTERFACES/L3 LDO
7	CPU PLL AND CONFIGURATION STRAPS
8	DDR L3 CACHE
9	INTREPID MAXBUS AND BOOT STRAPS
10	INTREPID MEMORY INTERFACE / BOOT ROM
11	DDR MEMORY MUXES
12	200PIN DDR MEMORY SODIMM CONNECTORS
13	INTREPID AGP 4X/PCI
14	INTREPID ENET/FW/UATA/EIDE INTERFACES
15	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
16	INTREPID POWER RAILS/1.5V LDO
17	INTREPID DECOUPLING
18	CARDBUS CONTROLLER (PCI1510)
19	MAP17/31 AGP & FRAME BUFFER
20	MAP17/31 LVDS/TMDS/GPIO & GPU VCORE
21	MAP17/31 ANALOG, DVO INTERFACE, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS

SCHEM, MLB, PB 17 "

08/07/2003


BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB		✓
INTREPID_USB	✓	
BBANG		✓
NO_BBANG	✓	
MAP31		✓
MAP17	✓	
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
NO_4XVCORE	✓	
4X_VCORE		✓

MAP17/MAP31

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6469	1	SCHEM,MLB,PB 17	SCH1	
820-1502	1	PCBF,MLB,PB 17	PCB1	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880076	1	IC,ASSP,MAP17-464,GRPHCS CTLR	548 BGA U43	CRITICAL	MAP17
33880094	1	IC,ASSP,MAP31-464,GRPHCS CTLR	548 BGA U43	CRITICAL	MAP31

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAFTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		DRAWING NUMBER	
		SIZE D		051-6469	
				REV. E	
				SHT 1 OF 44	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	OF	
NONE	2	44	

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	OF	
NONE	3	44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES


ASICS HEATSINK MOUNTS




CHASSIS MOUNTS




SPEAKER CLIPS



CONDUCTIVE MOUNTS



GROUND VIAS





BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT		OF
NONE	4		44






CRITICAL
U42
APOLLO
1GHZ-1.32V
R3.3-NDE5-85C-BGA
(2 OF 3)

369	CPU_DATA<0>	AB15	D0
369	CPU_DATA<1>	T14	D1
369	CPU_DATA<2>	R14	D2
369	CPU_DATA<3>	AB13	D3
369	CPU_DATA<4>	V14	D4
369	CPU_DATA<5>	U14	D5
369	CPU_DATA<6>	AB14	D6
369	CPU_DATA<7>	W16	D7
369	CPU_DATA<8>	AA11	D8
369	CPU_DATA<9>	Y11	D9
369	CPU_DATA<10>	U12	D10
369	CPU_DATA<11>	W13	D11
369	CPU_DATA<12>	Y14	D12
369	CPU_DATA<13>	U13	D13
369	CPU_DATA<14>	T12	D14
369	CPU_DATA<15>	W12	D15
369	CPU_DATA<16>	AB12	D16
369	CPU_DATA<17>	R12	D17
369	CPU_DATA<18>	AA13	D18
369	CPU_DATA<19>	AB11	D19
369	CPU_DATA<20>	Y12	D20
369	CPU_DATA<21>	V11	D21
369	CPU_DATA<22>	T11	D22
369	CPU_DATA<23>	R11	D23
369	CPU_DATA<24>	W10	D24
369	CPU_DATA<25>	T10	D25
369	CPU_DATA<26>	W11	D26
369	CPU_DATA<27>	V10	D27
369	CPU_DATA<28>	R10	D28
369	CPU_DATA<29>	U10	D29
369	CPU_DATA<30>	AA10	D30
369	CPU_DATA<31>	U9	D31
369	CPU_DATA<32>	V7	D32
369	CPU_DATA<33>	T8	D33
369	CPU_DATA<34>	AB4	D34
369	CPU_DATA<35>	Y6	D35
369	CPU_DATA<36>	AB7	D36
369	CPU_DATA<37>	AA6	D37
369	CPU_DATA<38>	Y8	D38
369	CPU_DATA<39>	AA7	D39
369	CPU_DATA<40>	W8	D40
369	CPU_DATA<41>	AB10	D41
369	CPU_DATA<42>	AA16	D42
369	CPU_DATA<43>	AB16	D43
369	CPU_DATA<44>	AB17	D44
369	CPU_DATA<45>	Y18	D45
369	CPU_DATA<46>	AB18	D46
369	CPU_DATA<47>	Y16	D47
369	CPU_DATA<48>	AA18	D48
369	CPU_DATA<49>	W14	D49
369	CPU_DATA<50>	R13	D50
369	CPU_DATA<51>	W15	D51
369	CPU_DATA<52>	AA14	D52
369	CPU_DATA<53>	V16	D53
369	CPU_DATA<54>	W6	D54
369	CPU_DATA<55>	AA12	D55
369	CPU_DATA<56>	V6	D56
369	CPU_DATA<57>	AB9	D57
369	CPU_DATA<58>	AB6	D58
369	CPU_DATA<59>	R7	D59
369	CPU_DATA<60>	R9	D60
369	CPU_DATA<61>	AA9	D61
369	CPU_DATA<62>	AB8	D62
369	CPU_DATA<63>	W9	D63
	NC	AA2	DP0
	NC	AB3	DP1
	NC	AB2	DP2
	NC	AA8	DP3
	NC	R8	DP4
	NC	W5	DP5
	NC	U8	DP6
	NC	AB5	DP7


CRITICAL
U42
APOLLO
1GHZ-1.32V
R3.3-NDE5-85C-BGA
(3 OF 3)

368	L3_ADDR<0>	L18	L3A0
368	L3_ADDR<1>	K22	L3A1
368	L3_ADDR<2>	L16	L3A2
368	L3_ADDR<3>	K20	L3A3
368	L3_ADDR<4>	K18	L3A4
368	L3_ADDR<5>	J22	L3A5
368	L3_ADDR<6>	J20	L3A6
368	L3_ADDR<7>	H22	L3A7
368	L3_ADDR<8>	J18	L3A8
368	L3_ADDR<9>	K16	L3A9
368	L3_ADDR<10>	H20	L3A10
368	L3_ADDR<11>	G22	L3A11
368	L3_ADDR<12>	F22	L3A12
368	L3_ADDR<13>	G20	L3A13
368	L3_ADDR<14>	H18	L3A14
368	L3_ADDR<15>	E22	L3A15
368	L3_ADDR<16>	J16	L3A16
368	L3_ADDR<17>	F20	L3A17
368	L3_DATA<0>	AA19	L3D0
368	L3_DATA<1>	AB20	L3D1
368	L3_DATA<2>	U16	L3D2
368	L3_DATA<3>	W18	L3D3
368	L3_DATA<4>	AA20	L3D4
368	L3_DATA<5>	AB21	L3D5
368	L3_DATA<6>	AA21	L3D6
368	L3_DATA<7>	T16	L3D7
368	L3_DATA<8>	W20	L3D8
368	L3_DATA<9>	U18	L3D9
368	L3_DATA<10>	Y22	L3D10
368	L3_DATA<11>	R16	L3D11
368	L3_DATA<12>	V20	L3D12
368	L3_DATA<13>	W22	L3D13
368	L3_DATA<14>	T18	L3D14
368	L3_DATA<15>	U20	L3D15
368	L3_DATA<16>	N18	L3D16
368	L3_DATA<17>	N20	L3D17
368	L3_DATA<18>	N16	L3D18
368	L3_DATA<19>	N22	L3D19
368	L3_DATA<20>	M16	L3D20
368	L3_DATA<21>	M18	L3D21
368	L3_DATA<22>	M20	L3D22
368	L3_DATA<23>	M22	L3D23
368	L3_DATA<24>	R18	L3D24
368	L3_DATA<25>	T20	L3D25
368	L3_DATA<26>	U22	L3D26
368	L3_DATA<27>	T22	L3D27
368	L3_DATA<28>	R20	L3D28
368	L3_DATA<29>	F18	L3D29
368	L3_DATA<30>	E22	L3D30
368	L3_DATA<31>	M15	L3D31
368	L3_DATA<32>	G18	L3D32
368	L3_DATA<33>	D22	L3D33
368	L3_DATA<34>	E20	L3D34
368	L3_DATA<35>	H16	L3D35
368	L3_DATA<36>	C22	L3D36
368	L3_DATA<37>	F18	L3D37
368	L3_DATA<38>	D20	L3D38
368	L3_DATA<39>	B22	L3D39
368	L3_DATA<40>	G16	L3D40
368	L3_DATA<41>	A21	L3D41
368	L3_DATA<42>	G15	L3D42
368	L3_DATA<43>	E17	L3D43
368	L3_DATA<44>	A20	L3D44
368	L3_DATA<45>	C19	L3D45
368	L3_DATA<46>	C18	L3D46
368	L3_DATA<47>	A19	L3D47
368	L3_DATA<48>	A18	L3D48
368	L3_DATA<49>	G14	L3D49
368	L3_DATA<50>	E15	L3D50
368	L3_DATA<51>	C16	L3D51
368	L3_DATA<52>	A17	L3D52
368	L3_DATA<53>	A16	L3D53
368	L3_DATA<54>	C15	L3D54
368	L3_DATA<55>	G13	L3D55
368	L3_DATA<56>	C14	L3D56
368	L3_DATA<57>	A14	L3D57
368	L3_DATA<58>	E13	L3D58
368	L3_DATA<59>	C13	L3D59
368	L3_DATA<60>	G12	L3D60
368	L3_DATA<61>	A13	L3D61
368	L3_DATA<62>	E12	L3D62
368	L3_DATA<63>	C12	L3D63
	NC	AA19	L3DP0
	NC	AA22	L3DP1
	NC	F22	L3DP2
	NC	F16	L3DP3
	NC	C20	L3DP4
	NC	E16	L3DP5
	NC	A15	L3DP6
	NC	A12	L3DP7

L3 DECOUPLING CAPS



L3_OVDD GENERATOR



MPC7450 - L3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6469	E
		6 OF 44	

CPU PLL CONFIG CIRCUITRY

PLL SPEED BASED ON 167MHZ - 1GHZ/667MHZ




CPU FREQUENCY CONFIGURATION

APOLLO REV 3.0

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG		
	167MHZ	133MHZ	E	ABCD	HEX
0.0X	PLL OFF		0	1111	0F
1.0X	PLL BYPASS		0	0011	03
2.0X	333	267	0	0100	04
3.0X	500	400	0	1000	08
4.0X	667	533	0	1010	0A
5.0X	833	667	0	1011	0B
5.5X	917	733	0	1001	09
6.0X	1000	800	0	1101	0D
6.5X	1083	867	0	0101	05
7.0X	1167	933	0	0010	02
7.5X	1250	1000	0	0001	01
8.0X	1333	1067	0	1100	0C
8.5X	1417	1133	0	0110	06
9.0X	1500	1200	1	0111	17
9.5X	1583	1267	0	0111	07
10.0X	1667	1333	1	1010	1A
10.5X	1750	1400	1	1000	18
11.0X	1833	1467	1	1001	19
11.5X	1917	1533	0	0000	00
12.0X	2000	1600	1	1011	1B
12.5X	2083	1667	1	1111	1F
13.0X	2167	1733	1	0101	15
13.5X	2250	1800	0	1110	0E
14.0X	2333	1867	1	1100	1C
15.0X	2500	2000	1	0001	11
16.0X	2667	2133	1	1101	1D
17.0X	2833	2267	1	0000	10
18.0X	3000	2400	1	0010	12
20.0X	3333	2667	1	0011	13
21.0X	3500	2800	1	0100	14
24.0X	4000	3200	1	0110	16
28.0X	4667	3733	1	1110	1E


CPU CONFIGURATION



CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT 7 OF 44		
NONE			



Addr lines swappable within a SRAM (except ADDR<0..1>)

Data lines swappable within a SRAM

Data lines swappable within a SRAM

BALL R3 IS NC ON 4MBIT PART HAVE TO CONNECT L3_ADDR17 TO THIS PIN

BALL R3 IS NC ON 4MBIT PART HAVE TO CONNECT L3_ADDR17 TO THIS PIN

SAMSUNG VERIFIED THAT ALL NC PINS ARE NOT CONNECTED IN THE SUBSTRATE BALL F9, K9 CONNECTED TO GND SO BYPASS CAP CAN BE PLACED DIRECTLY UNDERNEATH THE CHIPS

L3 REFERENCE VOLTAGE

L3 CACHE

NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	8	OF 44


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
1/ D47 - SELAGPSPRADCLK - SLEEP/WAKE CYCLE REQUIRED
2/ D46 - SELPCISPRADCLK - SLEEP/WAKE CYCLE REQUIRED
3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT
IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV. and rows: D, 051-6469, E and SCALE, SHEET, 9 OF 44.

D


C

B


A

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS



MEM_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1241	1	BOOTROM,P84	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	10	44
NONE			



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	OF	
NONE	11	44	



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT


SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6469	REV. E
	SCALE NONE	SHT 12 OF 44	



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS

PLACE CLOSE TO INTREPID SIDE

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHEET 13 OF 44	SIZE D	DRAWING NUMBER 051-6469	REV. E
		APPLE COMPUTER INC.		



ENET_TXD SERIES TERMINATION



JTAG_RSTN_L	TST_TEI_H	JTAG_TDO_H (I/O)	JTAG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	0	0	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U48 - PG 25	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J14 - PG 25	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6469 E SCALE: NONE SHEET: 14 OF 44




USB PORT ASSIGNMENTS


PORT A - RIGHT USB 1




PORT B - UNUSED




PORT C - LEFT USB




PORT D - UNUSED



PORT E - BLUETOOTH



PORT F - MODEM



HWPLL_TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11611104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6469	REV.	E
SCALE	NONE	SHT	15	OF	44




Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	REV.	
NONE	16	44	





Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	OF	
NONE	17	44	


PCI1510 PULL-UPS



THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD





MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!




0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR



TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON +VCC_CBUS_SW



CARDBUS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-6469 SHEET: 18 OF 44	REV.: E
---------------------	------------------------	---	---------

IMPORTANT NOTES ON MAP17
NEED TO RESET GRAPHIC CHIP DURING RESTARTS


MEMORY CORE - 2.5V




AGP 4X I/O - 1.5V




MEMORY I/O - 2.5V




AGP I/O REFERENCE
(PLACE CLOSE TO NV17M AGP BALLS)




FRAME BUFFER CLOCK TERMINATION




D3HOT VS. D3COLD POWER INTAKE



37 13 AGP_AD<0>	AD30	PCIAD0	VDDAGP0	AF30	NC
37 13 AGP_AD<1>	AE30	PCIAD1	VDDAGP1	AG14	NC
37 13 AGP_AD<2>	AD29	PCIAD2	VDDAGP2	AG17	NC
37 13 AGP_AD<3>	AE29	PCIAD3	VDDAGP3	AG20	NC
37 13 AGP_AD<4>	AD28	PCIAD4	VDDAGP4	AK14	NC
37 13 AGP_AD<5>	AG30	PCIAD5	VDDAGP5	AK17	NC
37 13 AGP_AD<6>	AF28	PCIAD6	VDDAGP6	AK20	NC
37 13 AGP_AD<7>	AG29	PCIAD7	VDDAGP7	AK23	NC
37 13 AGP_AD<8>	AH30	PCIAD8	VDDAGP8	AK26	NC
37 13 AGP_AD<9>	AC28	PCIAD9	VDDAGP9	AK29	NC
37 13 AGP_AD<10>	AH29	PCIAD10	OMIT	NC	NC
37 13 AGP_AD<11>	AE28	PCIAD11	OMIT	NC	NC
37 13 AGP_AD<12>	AJ30	PCIAD12	OMIT	NC	NC
37 13 AGP_AD<13>	AG28	PCIAD13	OMIT	NC	NC
37 13 AGP_AD<14>	AK30	PCIAD14	OMIT	NC	NC
37 13 AGP_AD<15>	AG27	PCIAD15	OMIT	NC	NC
37 13 AGP_AD<16>	AH23	PCIAD16	OMIT	NC	NC
37 13 AGP_AD<17>	AJ24	PCIAD17	OMIT	NC	NC
37 13 AGP_AD<18>	AH22	PCIAD18	OMIT	NC	NC
37 13 AGP_AD<19>	AK24	PCIAD19	OMIT	NC	NC
37 13 AGP_AD<20>	AH21	PCIAD20	OMIT	NC	NC
37 13 AGP_AD<21>	AJ22	PCIAD21	OMIT	NC	NC
37 13 AGP_AD<22>	AH20	PCIAD22	OMIT	NC	NC
37 13 AGP_AD<23>	AK22	PCIAD23	OMIT	NC	NC
37 13 AGP_AD<24>	AG21	PCIAD24	OMIT	NC	NC
37 13 AGP_AD<25>	AJ19	PCIAD25	OMIT	NC	NC
37 13 AGP_AD<26>	AG18	PCIAD26	OMIT	NC	NC
37 13 AGP_AD<27>	AK19	PCIAD27	OMIT	NC	NC
37 13 AGP_AD<28>	AG19	PCIAD28	OMIT	NC	NC
37 13 AGP_AD<29>	AJ18	PCIAD29	OMIT	NC	NC
37 13 AGP_AD<30>	AF19	PCIAD30	OMIT	NC	NC
37 13 AGP_AD<31>	AK18	PCIAD31	OMIT	NC	NC
37 13 AGP_CBE<0>	AH28	PCICBE0*	OMIT	NC	NC
37 13 AGP_CBE<1>	AJ27	PCICBE1*	OMIT	NC	NC
37 13 AGP_CBE<2>	AK25	PCICBE2*	OMIT	NC	NC
37 13 AGP_CBE<3>	AF21	PCICBE3*	OMIT	NC	NC
36 13 CLK66M GPU AGP	AJ12	PCICLK	OMIT	NC	NC
36 13 AGP_GPU_RESET_L	AH11	PCIRST*	OMIT	NC	NC
37 13 AGP_GNT_L	AG12	PCIGNT*	OMIT	NC	NC
37 13 AGP_REQ_L	AK12	PCIREQ*	OMIT	NC	NC
37 13 AGP_FRAME_L	AH24	PCIFRAME*	OMIT	NC	NC
37 13 AGP_IDDY_L	AJ25	PCIIDDY*	OMIT	NC	NC
37 13 AGP_TRDY_L	AH25	PCITRDY*	OMIT	NC	NC
37 13 AGP_DEVSEL_L	AK27	PCIDEVSEL*	OMIT	NC	NC
37 13 AGP_STOP_L	AH26	PCISTOP*	OMIT	NC	NC
37 13 AGP_PAR	AH27	PCIPAR	OMIT	NC	NC
16 AGP_NV_INT_L	AK11	PCIINTA*	OMIT	NC	NC
37 13 AGP_RBF_L	AJ13	AGPRBF*	OMIT	NC	NC
AGP_NV_WBF_L	AG15	AGPWBF*	OMIT	NC	NC
AGP_NV_PIPE_L	AF18	AGPPPIPE*	OMIT	NC	NC
13 AGP_ST<0>	AF12	AGPST0	OMIT	NC	NC
13 AGP_ST<1>	AF13	AGPST1	OMIT	NC	NC
13 AGP_ST<2>	AG13	AGPST2	OMIT	NC	NC
37 13 AGP_AD_STB<1>	AK21	AGPADSTB1	OMIT	NC	NC
37 13 AGP_AD_STB_L<1>	AJ21	AGPADSTB1*	OMIT	NC	NC
37 13 AGP_AD_STB<0>	AK28	AGPADSTB0	OMIT	NC	NC
37 13 AGP_AD_STB_L<0>	AJ28	AGPADSTB0*	OMIT	NC	NC
13 AGP_BUSY_L	AF10	AGPBUSY*	OMIT	NC	NC
13 STOP_AGP_L	AG10	AGPSTOP*	OMIT	NC	NC
AGP_CAL_PD	AH15	AGP_CAL_PD	OMIT	NC	NC
AGP_CAL_PU	AH14	AGP_CAL_PU	OMIT	NC	NC
AGP_DBI_LO	AH19	AGP_DBI_LO	OMIT	NC	NC
AGP_MB_DET*	NC/AK13	AGP_MB_DET*	OMIT	NC	NC
38 20 GPU_AGP_VREF	AC30	AGPVREF	OMIT	NC	NC
37 13 AGP_SBA<0>	AJ15	AGPSBA0	OMIT	NC	NC
37 13 AGP_SBA<1>	AF15	AGPSBA1	OMIT	NC	NC
37 13 AGP_SBA<2>	AK15	AGPSBA2	OMIT	NC	NC
37 13 AGP_SBA<3>	AG16	AGPSBA3	OMIT	NC	NC
37 13 AGP_SBA<4>	AK16	AGPSBA4	OMIT	NC	NC
37 13 AGP_SBA<5>	AF16	AGPSBA5	OMIT	NC	NC
37 13 AGP_SBA<6>	AJ16	AGPSBA6	OMIT	NC	NC
37 13 AGP_SBA<7>	AH18	AGPSBA7	OMIT	NC	NC
37 13 AGP_SB_STB	AH16	AGPSBSTB	OMIT	NC	NC
37 13 AGP_SB_STB_L	AH17	AGPSBSTB*	OMIT	NC	NC




FOR AGP 8X



MAP17 AGP/DDR RAM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6469	E
SCALE	SHT	19 OF 44
NONE		




GPU Vcore Supply

2.8V IFF PLL Supply

MAP17 PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	20 OF 44	
NONE			




MAP17 ANALOG DAC/BOOT STRAPS




NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6469	E
SCALE	SHT	21 OF 44
NONE		

THERE'S 20K (10K/10K) RESISTOR DIVIDER ON CHIP - SO M IS TO FLOAT THE LINES
 S0=1;S1=M => -1.5% DOWN-SPREAD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
155S0147	1	CHOKE, COMM MODE 370OHM, 2-LINE SMD	L17	CRITICAL	




APPLE COMPUTER INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-6469 SHEET: 22 OF 44	REV.: E
---------------------	------------------------	---	---------

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U36	CRITICAL	7


MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED




SPIDEY FLEX



KEYBOARD PULLUPS




KB LED DRIVER



- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	23	44
NONE			

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB



INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	24 OF 44	
NONE			


IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

SOUND BOARD (TUBA)


AUDIO - SNAPPER
SND - INTREPID




MODEM




SERIAL DEBUG INTERFACE



DEBUG POWER BUTTON




DEBUG JUMPERS



FAN INTERFACE


PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY



KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER

FAN CONTROLLER




FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	25	44
NONE	OF		



PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	NONE	SHT	26 OF 44

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all R45 pairs

Sandwich each RJ54 pair between chassis grounds



PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

CTRL10

DVDD

VDDO

VDDOH

VDDOX

AVDD

MDIO+

MDIO-

MDI1+

MDI1-

MDI2+

MDI2-

MDI3+

MDI3-

LED_LINK10

LED_LINK100

LED_LINK1000

LED_DUPLEX

LED_RX

LED_TX

LED_RX_SPN

CONFIG0

CONFIG1

CONFIG2

CONFIG3

CONFIG4

CONFIG5

CONFIG6

TDI

TDO

TCK

TMS

TRST

RSET

SEL_OSC

SEL_2.5V

XTAL1

XTAL2

VSSC

GND

97

4.99K

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	27 44	
NONE			



FIREWIRE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6469	E
SCALE	SHT	OF
NONE	28	44




PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	Q7_ON_OFF
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (PULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	29 OF 44	
NONE			




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U39	

CPU_VCORE_HI_OC/PMU_AP should have a pulldown for coming out of reset. MB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pulldown since both are off during PMU reset. (PMU_AP)

UNDERVOLTAGE RESET CIRCUIT



PMU KEYBOARD RESET CIRCUIT




REF DES	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
39 23	86	KBD Y<0>	P00_D0	
39 23	85	KBD Y<1>	P01_D1	
39 23	84	KBD Y<2>	P02_D2	
39 23	83	KBD Y<3>	P03_D3	
39 23	82	KBD Y<4>	P04_D4	
39 23	81	KBD Y<5>	P05_D5	
39 23	80	KBD Y<6>	P06_D6	
39 23	79	KBD Y<7>	P07_D7	
39 23	78	PMU NUMLOCK LED L	P10_D8	
39 23	77	PMU CAPSLOCK LED L	P11_D9	
39 31 30	76	CHARGE_LED_L	P12_D10	
39 31 30	75	PMU_POWER_UP_L	P13_D11	
34 30 23	74	NC	P14_D12	
39 25 15	73	SOFT_PMR_ON_L	P15_D13_INT3	
39 25 15	72	COMM_RING_DET_L	P16_D14_INT4	
15	71	INT_MATCHDOG_L	P17_D15_INT5	
39 23	70	KBD X<0>	P20_A0_D0	
39 23	69	KBD X<1>	P21_A1_D1_D0	
39 23	68	KBD X<2>	P22_A2_D2_D1	
39 23	67	KBD X<3>	P23_A3_D3_D2	
39 23	66	KBD X<4>	P24_A4_D4_D3	
39 23	65	KBD X<5>	P25_A5_D5_D4	
39 23	64	KBD X<6>	P26_A6_D6_D5	
39 23	63	KBD X<7>	P27_A7_D7_D6	
39 23	61	KBD X<8>	P30_A8_D7	
39 23	59	KBD X<9>	P31_A9	
30 27 26 23 19	58	IO_RESET_L	P32_A10	
39 23	57	KBD_COMMAND_L	P33_A11	
39 23	56	KBD_CONTROL_L	P34_A12	
39 23	55	KBD_SHIFT_L	P35_A13	
39 23	54	KBD_OPTION_L	P36_A14	
39 23	53	KBD_FUNCTION_L	P37_A15	
15	52	PMU_INT_L	P40_A16	
39 23	51	KBD_ID	P41_A17	
39 23	50	CPU_PLL_STOP_OC	P42_A18	
35 33 30 23	49	NC	P43_A19	
39 23	48	SLEEP	P44_CS0	
39 23	47	INT_SUSPEND_ACK_L	P45_CS1	
39 9	46	INT_SUSPEND_REQ_L	P46_CS2	
39 9	45	INT_SUSPEND_REQ_L	P47_CS3	
	6	BYTE	P100_AN0	
	11	XOUT	P101_AN1	
	13	XIN	P102_AN2	
	10	RESET	P103_AN3	
	10	RESET	P104_AN4_KI0	
	96	RESET	P105_AN5_KI1	
	96	RESET	P106_AN6_KI2	
	7	RESET	P107_AN7_KI3	
	12	VSS		
	62	VSS		
	94	AVSS		

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0604		Y5	Alt crystal size

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	30 OF 44	
NONE			

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J19 87438-0833 M-RT-SM


DC INRUSH LIMITER

PLACE U24 NEXT TO R382

U24 SENSE VOLTAGE DROP ACROSS R382

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT


SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE



V_{BATT} = CELLS X (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))
For 4.15V cells, V_{VCTL} = 0.123 REFIN
For 4.20V cells, V_{VCTL} = 0.245 REFIN
I_{CHG} = (0.2048/R₆₂) * (V_{ICTL} / V_{REFIN})

BATTERY CONNECTOR

CRITICAL

J25 87438-0833 M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6469	E
SCALE	SHT	OF
NONE	31	44

D

D

C

C


B

B


A

A


12.8V PBUS SUPPLY



BACKUP BATTERY / USB CONNECTOR



PMU SUPPLY




12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	32 44	
NONE			

3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER


+3V_SLEEP LOADS

- CPU PLL Config Control
- INTREPID - IIC AND PCI PULL-UPS
- MAPI7 - 3V RAIL (IF USING D3COLD)
- GRAPHIC CHIP SPREAD SPECTRUM CHIP
- LVDS DDC PULL-UPS
- DVI LEVEL SHIFTERS & PULL-UPS & HPD
- SOUND BOARD
- BOOT BANNER
- HARD DRIVE (IF USING 3V LOGIC)
- WIRELESS (IF POWERING OFF IN SLEEP)
- PMU - IIC Pull-ups
- PCI PULL-UPS

+5V_SLEEP LOADS

- OPTICAL DRIVE
- DVI
- TRACKPAD
- FANS
- FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)



3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	33 44	
NONE			

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage
(approx. 7ms delay)




NEW 1.35V->1.30V 1GHZ@1.32V->667MHZ@1.145V




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL CAP,AL,POLY,8.2UF,20.14V,V CASE,SMD	C412,C414,C415,C416,C417,C419	CRITICAL	

KEEP TRACE FAT (40-100 MILS) AND SHORT!!



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL CAP,AL,POLY,8.2UF,20.14V,V CASE,SMD	C412,C414,C415,C416,C417,C419	CRITICAL	

Keep trace fat and short!!



GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION	
116S1000	1	RES	0402	RES,MTL FILM,1/16W,0 OHM,5%,0402,SMD	0			1/16W	5%	R306	VCORE_NO_OFFSET


NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V A = V B .



FMAX CONNECTOR

OUTPUT VOLTAGE


V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6469	REV. E
	SHEET 34	OF 44	

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	35 44	
NONE			

		8		7		6		5		4		3		2		1				
		GROUP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	GROUP	SIG_NAME	DELAY_RULE	MATCHED_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE_PARAM	
D	DIGITAL SIGNALS	MAXBUS	CPU_AACK_L	:::1500:2500	5		250	10 MIL SPACING		83 MHZ	INTREPID CLOCKS	SYSCLK_CPU_UP	:::1150					10 MIL SPACING	167 MHZ	
			CPU_ADDR<0..31>	:::1500:3100	5		250					83 MHZ	SYSCLK_CPU	:::2650:2750		3	250	200	10 MIL SPACING	167 MHZ
			CPU_ASTRY_L	:::1500:2500	5		250		10 MIL SPACING				INT_CPUFB_OUT	:::1150		3	250		10 MIL SPACING	167 MHZ
			CPU_BG_L	:::1500:2500	5		250		10 MIL SPACING				INT_CPUFB_OUT_SHORT	:::700:850		3	250		10 MIL SPACING	167 MHZ
			CPU_BR_L	:::1500:2500	5		250		10 MIL SPACING				INT_CPUFB_OUT_NORM	:::500:600		3	250		10 MIL SPACING	167 MHZ
			CPU_CI_L	:::1500:2700	5		250						INT_CPUFB_IN_NORM	:::500:600		3	250		10 MIL SPACING	167 MHZ
			CPU_DATA<0..31>	:::1100:2500	5		250					83 MHZ	INT_CPUFB_LONG	:::1050:1150		3	250		10 MIL SPACING	167 MHZ
			CPU_DATA<32..63>	:::1100:2500	5		250					83 MHZ	INT_CPUFB_IN	:::700:850		3	250	200	10 MIL SPACING	167 MHZ
			CPU_DBG_L	:::1500:2500	5		250		10 MIL SPACING				SYSCLK_DDRCLK_A0_UP	:::475:575		3	250		10 MIL SPACING	167 MHZ
			CPU_DTI<0..2>	:::1500:2950	5		250						SYSCLK_DDRCLK_A0_L_UP	:::475:575		3	250	200	10 MIL SPACING	167 MHZ
			CPU_DRDY_L_UP	:::1500			250		10 MIL SPACING				SYSCLK_DDRCLK_A1_UP	:::300:400		3	250	200	10 MIL SPACING	167 MHZ
CPU_DRDY_L	:::1500:2500	5		250		10 MIL SPACING			SYSCLK_DDRCLK_A1_L_UP	:::300:400		3	250	200	10 MIL SPACING	167 MHZ				
CPU_GBL_L	:::1500:2500	5		250					SYSCLK_DDRCLK_B0_UP	:::430:530		3	250	200	10 MIL SPACING	167 MHZ				
CPU_HIT_L	:::1500:2800	5		250		10 MIL SPACING			SYSCLK_DDRCLK_B0_L_UP	:::430:530		3	250	200	10 MIL SPACING	167 MHZ				
CPU_QACK_L	:::1500:2500	5		250		10 MIL SPACING			SYSCLK_DDRCLK_B1_UP	:::400:510		3	250	200	10 MIL SPACING	167 MHZ				
CPU_QREQ_L	:::1500:2600	5		250		10 MIL SPACING			SYSCLK_DDRCLK_B1_L_UP	:::400:510		3	250	200	10 MIL SPACING	167 MHZ				
CPU_TA_L	:::1500:2500	5		250		10 MIL SPACING			SYSCLK_DDRCLK_A0	:::1850:1950	DDRCLK_A0	SYSCLK_DDRCLK_A0:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_TBST_L	:::1500:2600	5		250		10 MIL SPACING			SYSCLK_DDRCLK_A0_L	:::1850:1950	DDRCLK_A0	SYSCLK_DDRCLK_A0:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_TEA_L	:::1500:3000	5		250					SYSCLK_DDRCLK_A1	:::1925:2025	DDRCLK_A1	SYSCLK_DDRCLK_A1:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_TS_L	:::1500:2500	5		250		10 MIL SPACING			SYSCLK_DDRCLK_A1_L	:::1925:2025	DDRCLK_A1	SYSCLK_DDRCLK_A1:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_TSI2<0..2>	:::1500:3500	5		250					SYSCLK_DDRCLK_B0	:::2375:2475	DDRCLK_B0	SYSCLK_DDRCLK_B0:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_TT<0..4>	:::1500:3400	5		250					SYSCLK_DDRCLK_B0_L	:::2375:2475	DDRCLK_B0	SYSCLK_DDRCLK_B0:::125	3	250	200	10 MIL SPACING	167 MHZ			
CPU_WT_L	:::1500:3100	5		250					SYSCLK_DDRCLK_B1	:::2450:2550	DDRCLK_B1	SYSCLK_DDRCLK_B1:::125	3	250	200	10 MIL SPACING	167 MHZ			
D	L3 CACHE	L3_DATA<31..0>	:::1750:1250	4		200					SYSCLK_DDRCLK_B1_L	:::2450:2550	DDRCLK_B1	SYSCLK_DDRCLK_B1:::125	3	250	200	10 MIL SPACING	167 MHZ	
		L3_DATA<63..32>	:::1750:1250	4		200					INT_REF_CLK_OUT	:::1250:1400		3	250	200	10 MIL SPACING	49.92 MHZ		
		L3_CTL<1..0>	:::1200:1800	4		200					INT_REF_CLK_IN	:::1900:2000		4	250	200	10 MIL SPACING	167 MHZ		
		L3_ADDR<17..0>	:::1200:1800	4		200					CLK66M_GPU_AGP_UP	:::1150				200	10 MIL SPACING	66 MHZ		
C	GROUP 0	MEM_DATA<7..0>	:::11600	4		200				167 MHZ	CLK66M_GPU_AGP	:::1400:1500		4	400	200	10 MIL SPACING	66 MHZ		
		RAM_DATA_A<7..0>	:::11550	4		RAM_GROUP0_A:::450	200			167 MHZ	INT_AGP_FB_OUT	:::1150				200	10 MIL SPACING	66 MHZ		
		RAM_DATA_B<7..0>	:::2150	4		RAM_GROUP0_B:::600	200			167 MHZ	INT_AGP_FB_IN	:::1400:1500		4	500	200	10 MIL SPACING	66 MHZ		
		MEM_DQS<0>	:::11600	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	CLK33M_CHUS_UP	:::250				200	10 MIL SPACING	33 MHZ	
		RAM_DQS_A<0>	:::11550	4		RAM_GROUP0_A:::450	200				167 MHZ	CLK33M_CHUS	:::5000:6000	SHOULD BE AT MOST 4 VIAS FOR CLK	6	500	200	10 MIL SPACING	33 MHZ	
		RAM_DQS_B<0>	:::2150	4		RAM_GROUP0_B:::600	200				167 MHZ	CLK33M_AIRPORT_UP	:::1250				200	10 MIL SPACING	33 MHZ	
		MEM_DQM<0>	:::11600	4		200					167 MHZ	CLK33M_AIRPORT	:::11000:12000	SHOULD BE AT MOST 4 VIAS FOR CLK	6	500	200	10 MIL SPACING	33 MHZ	
		RAM_DQM_A<0>	:::11550	4		RAM_GROUP0_A:::450	200				167 MHZ	CLK33M_USB2_UP	:::250				200	10 MIL SPACING	33 MHZ	
		RAM_DQM_B<0>	:::2150	4		RAM_GROUP0_B:::600	200				167 MHZ	CLK33M_USB2	:::4000:6000	SHOULD BE AT MOST 4 VIAS FOR CLK	6	500	200	10 MIL SPACING	33 MHZ	
		MEM_DATA<15..8>	:::11500	4		200					167 MHZ	INT_PCI_FB_OUT	:::300				200	10 MIL SPACING	33 MHZ	
		RAM_DATA_A<15..8>	:::11550	4		RAM_GROUP1_A:::700	200				167 MHZ	INT_PCI_FB_IN	:::6500:7500		3	500	200	10 MIL SPACING	33 MHZ	
C	GROUP 1	RAM_DATA_B<15..8>	:::2100	4		RAM_GROUP1_B:::700	200			167 MHZ	L3_CLK<0>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ		
		MEM_DQS<1>	:::11500	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	L3_CLK<1>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
		RAM_DQS_A<1>	:::11550	4		RAM_GROUP1_A:::700	200				167 MHZ	L3_ECHO_CLK<0..3>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
		RAM_DQS_B<1>	:::2100	4		RAM_GROUP1_B:::700	200				167 MHZ	L3_CLK<2>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
		MEM_DQM<1>	:::11500	4		200					167 MHZ	L3_ECHO_CLK<2..3>	:::900:1100		3	250	200	10 MIL SPACING	250 MHZ	
		RAM_DQM_A<1>	:::11550	4		RAM_GROUP1_A:::700	200				167 MHZ	GPU_CLK27M_OUT	:::1400				200	10 MIL SPACING		
		RAM_DQM_B<1>	:::2100	4		RAM_GROUP1_B:::700	200				167 MHZ	GPU_CLK27M_UP	:::1250				200	10 MIL SPACING		
		MEM_DATA<31..16>	:::11650	4		200					167 MHZ	GPU_SSCLK_UP	:::200				200	10 MIL SPACING		
		RAM_DATA_A<31..16>	:::11700	4		RAM_GROUP23_A:::850	200				167 MHZ	GPU_SSCLK_IN	:::920			500	200	10 MIL SPACING		
		RAM_DATA_B<31..16>	:::2200	4		RAM_GROUP23_B:::850	200				167 MHZ	GPU_FBCLK0	:::1250				200	10 MIL SPACING		
		MEM_DQS<3..2>	:::11650	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	GPU_FBCLK0_L	:::1250				200	10 MIL SPACING		
B	DDR RAM	RAM_DQS_A<3..2>	:::11700	4		RAM_GROUP23_A:::850	200			167 MHZ	GPU_FBCLK1	:::1250				200	10 MIL SPACING			
		RAM_DQS_B<3..2>	:::2200	4		RAM_GROUP23_B:::850	200			167 MHZ	GPU_FBCLK1_L	:::1250				200	10 MIL SPACING			
		MEM_DQM<3..2>	:::11650	4		200					167 MHZ	GPU_DVO_CLKP	:::600:1300		3	250	200	10 MIL SPACING		
		RAM_DQM_A<3..2>	:::11700	4		RAM_GROUP23_A:::850	200				167 MHZ	CLK27M_GPU_XOUT	:::1150					200	10 MIL SPACING	
		RAM_DQM_B<3..2>	:::2200	4		RAM_GROUP23_B:::850	200				167 MHZ	CLK27M_XTAL_IN	:::1250					200	10 MIL SPACING	
		MEM_DATA<47..32>	:::11500	4		200					167 MHZ	CLK27M_GPU_XIN	:::300:400					200	10 MIL SPACING	
		RAM_DATA_A<47..32>	:::11850	4		RAM_GROUP45_A:::900	200				167 MHZ	CLK18M_INT_XIN	:::1400:1500					200	10 MIL SPACING	
		RAM_DATA_B<47..32>	:::2350	4		RAM_GROUP45_B:::950	200				167 MHZ	CLK18M_INT_XOUT	:::1300:1400					200	10 MIL SPACING	
		MEM_DQS<5..4>	:::11500	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	CLK18M_XTAL_IN	:::1300					200	10 MIL SPACING	
		RAM_DQS_A<5..4>	:::11850	4		RAM_GROUP45_A:::900	200				167 MHZ	CLK18M_INT_EXT	:::1400					200	10 MIL SPACING	
		RAM_DQS_B<5..4>	:::2350	4		RAM_GROUP45_B:::950	200				167 MHZ	CLK25M_ENET_XIN	:::1650					200	10 MIL SPACING	
B	GROUP 6	MEM_DQM<5..4>	:::11500	4		200				167 MHZ	CLK25M_ENET_XOUT	:::1400					200	10 MIL SPACING		
		RAM_DQM_A<5..4>	:::11850	4		RAM_GROUP45_A:::900	200			167 MHZ	NEC_XT1	:::600:700					200	10 MIL SPACING		
		RAM_DQM_B<5..4>	:::2350	4		RAM_GROUP45_B:::950	200			167 MHZ	NEC_XT2	:::300:400	THERE'S ANOTHER 280MIL LEG					200	10 MIL SPACING	
		MEM_DATA<55..48>	:::11650	4		200					167 MHZ	SND_SCLK				5	500	200	10 MIL SPACING	
		RAM_DATA_A<55..48>	:::11800	4		RAM_GROUP6_A:::800	200				167 MHZ	SND_CLKOUT				5	500	200	10 MIL SPACING	
		RAM_DATA_B<55..48>	:::2400	4		RAM_GROUP6_B:::800	200				167 MHZ	CLKENET_PHY_RX	:::1300					200	10 MIL SPACING	125 MHZ
		MEM_DQS<6>	:::11650	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	CLKENET_LINK_RX	:::8000:9000		3	500	200	10 MIL SPACING	125 MHZ	
		RAM_DQS_A<6>	:::11800	4		RAM_GROUP6_A:::800	200				167 MHZ	CLKENET_PHY_GBE_REF	:::1300					200	10 MIL SPACING	125 MHZ
		RAM_DQS_B<6>	:::2400	4		RAM_GROUP6_B:::800	200				167 MHZ	CLKENET_LINK_GBE_REF	:::8000:9000		3	500	200	10 MIL SPACING	125 MHZ	
		MEM_DQM<6>	:::11650	4		200					167 MHZ	CLKENET_PHY_TX	:::1300					200	10 MIL SPACING	25 MHZ
		RAM_DQM_A<6>	:::11800	4		RAM_GROUP6_A:::800	200				167 MHZ	CLKENET_LINK_TX	:::8000:9000		4	500	200	10 MIL SPACING	25 MHZ	
A	GROUP 7	RAM_DQM_B<6>	:::2400	4		RAM_GROUP6_B:::800	200			167 MHZ	CLKENET_LINK_GTX	:::1300					200	10 MIL SPACING	125 MHZ	
		MEM_DATA<63..56>																		

		8		7		6		5		4		3		2		1					
Digital Signals (cont'd)	GROUP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	Differential Signals											
										GROUP	SIG_NAME	DIFFERENTIAL_PAIR	MATCHED_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS					
D	AGP	AGP_AD<15..0>	:::1350:1650	5	100				66 MHZ	ETHERNET	MDI M<0>	ENET MDIO	ENET MDIO:H49_31:TL 11:100								
	AGP BYTES 0-1	AGP_CBE<3..0>	:::1350:1650	5	100				66 MHZ		MDI P<0>	ENET MDIO	ENET MDIO:H49_29:TL 12:100								
C	AGP BYTES 2-3	AGP_AD_STB<0>	:::1500:1600	4	100	250	8 MIL SPACING		133 MHZ		MDI M<1>	ENET MDI1	ENET MDI1:H49_34:TL 8:100	SPACING DELETED BECAUSE OF PHYSICAL CONSTRAINTS AROUND MARVELL PHY							
	AGP SIDE BAND	AGP_CBE<3..2>	:::1350:1680	5	100				66 MHZ		MDI P<1>	ENET MDI2	ENET MDI2:H49_41:TL 5:100								
B	AGP CONTROL	AGP_AD_STB<1>	:::1500:1600	4	100	250	8 MIL SPACING		133 MHZ		MDI P<2>	ENET MDI2	ENET MDI2:H49_39:TL 6:100								
	DVO	AGP_AD_STB<1>	:::1500:1600	4	100	250	8 MIL SPACING		133 MHZ		MDI M<2>	ENET MDI3	ENET MDI3:H49_43:TL 2:100								
A	PCI	AGP_SBA<7..0>	:::1100:1700	5	100				66 MHZ		MDI P<3>	ENET MDI3	ENET MDI3:H49_42:TL 3:100								
	ULTRA ATA-100	AGP_SB_STB	:::1500:1700	4	100	350	8 MIL SPACING		66 MHZ	LVDS LOWER	RJ45_DP0	RJ45_DP0:TL 14:H18_2:100		10 MIL SPACING							
INTERNAL LAYER		AGP_SB_STB_L	:::1500:1700	4	100	350	8 MIL SPACING		66 MHZ		RJ45_DP1	RJ45_DP1:TL 13:H18_1:100		10 MIL SPACING							
		AGP_FRAME_L	:::1200:1900	6	250				66 MHZ		RJ45_DP2	RJ45_DP2:TL 17:H18_6:100		10 MIL SPACING							
INTERNAL LAYER		AGP_IRDY_L	:::1200:1900	6	250				66 MHZ		RJ45_DP3	RJ45_DP3:TL 16:H18_3:100		10 MIL SPACING							
		AGP_TRDY_L	:::1200:1900	6	250				66 MHZ		RJ45_DP4	RJ45_DP4:TL 20:H18_5:100		10 MIL SPACING							
INTERNAL LAYER		AGP_DEVSEL_L	:::1200:1900	6	250				66 MHZ		RJ45_DP5	RJ45_DP5:TL 19:H18_4:100		10 MIL SPACING							
		AGP_STOP_L	:::1200:1900	6	250				66 MHZ		RJ45_DP6	RJ45_DP6:TL 23:H18_8:100		10 MIL SPACING							
INTERNAL LAYER		AGP_PAR	:::1200:1900	6	250				66 MHZ	FIREFIRE	FW_TPA0P	FW_TPA0	FW_TPA0:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		AGP_REQ_L	:::1200:1900	6	250				66 MHZ		FW_TPA1P	FW_TPA1	FW_TPA1:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		AGP_GNT_L	:::1200:1900	6	250				66 MHZ		FW_TPB1P	FW_TPB1	FW_TPB1:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		AGP_RBF_L	:::1200:1900	6	250				66 MHZ		FW_TPB2P	FW_TPB2	FW_TPB2:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		GPU_DVDD<0..11>	:::600:1300	5	250				66 MHZ		FW_TPB3P	FW_TPB3	FW_TPB3:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		GPU_DV0_HSYN<C>	:::600:1300	5	250				66 MHZ		FW_TPB4P	FW_TPB4	FW_TPB4:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		PCI_AD<31..0>	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB5P	FW_TPB5	FW_TPB5:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		PCI_CBE<3..0>	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB6P	FW_TPB6	FW_TPB6:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		PCI_FRAME_L	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB7P	FW_TPB7	FW_TPB7:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		PCI_IRDY_L	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB8P	FW_TPB8	FW_TPB8:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		PCI_TRDY_L	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB9P	FW_TPB9	FW_TPB9:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		PCI_DEVSEL_L	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB10P	FW_TPB10	FW_TPB10:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		PCI_STOP_L	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB11P	FW_TPB11	FW_TPB11:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
		PCI_PAR	:::8000:13500				MIN DAISY CHAIN		33 MHZ		FW_TPB12P	FW_TPB12	FW_TPB12:::44	10 MIL SPACING	MIN LINE WIDTH=3.4						
INTERNAL LAYER		UIDE_DATA<15..8>	:::710		200	250	NEED TO MATCH DELAY TO 250		100 MHZ	LVDS UPPER	CLKLVDS_UN	CLKLVDS_U	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_DATA<7>	H44_V1:R9_4:::600		200	250			100 MHZ		CLKLVDS_UP	CLKLVDS_U	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_DATA<6..0>	:::1600		200	250			100 MHZ		LVDS_UN	LVDS_U	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_ADDR<2..0>	:::1650		200	250			100 MHZ		LVDS_L0P	LVDS_L0	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_RST_L	:::1400		200	250			100 MHZ		LVDS_L1P	LVDS_L1	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_DIOM_L	:::1400		200	250			100 MHZ		LVDS_L2P	LVDS_L2	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_DIOR_L	:::1600		200	250	10 MIL SPACING		100 MHZ		LVDS_L0N	LVDS_L0	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_DMAC_L	:::1400		200	250			100 MHZ		LVDS_L1N	LVDS_L1	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_CS0_L	:::1500		200	250			100 MHZ		LVDS_L2N	LVDS_L2	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_CS1_L	:::1500		200	250			100 MHZ		LVDS_U0P	LVDS_U0	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_DMARQ	:::1400		200	250			100 MHZ		LVDS_U1P	LVDS_U1	LVDS:::110	10 MIL SPACING	500	4					
		UIDE_IOCHRDY	:::1600		200	250	10 MIL SPACING		100 MHZ		LVDS_U2P	LVDS_U2	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		UIDE_INTRO	:::1400		200	250			100 MHZ		LVDS_U0N	LVDS_U0	LVDS:::110	10 MIL SPACING	500	4					
		HD_DATA<15..0>	:::18000:9500	5	200	250	MATCHED_DELAY=HD_DATA:::1000		100 MHZ		LVDS_U1N	LVDS_U1	LVDS:::110	10 MIL SPACING	500	4					
INTERNAL LAYER		HD_ADDR<2..0>	:::18000:9500	5	200	250	TOTAL UIDE+HD SKEW <50UMIL		100 MHZ		LVDS_U2N	LVDS_U2	LVDS:::110	10 MIL SPACING	500	4					
		HD_RESET_L	:::15000:7000	5	200	250			100 MHZ		TMDS U2P	TMDS_U2	TMDS:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		HD_DIOM_L	:::16000:8000	5	200	250			100 MHZ		TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:::50	10 MIL SPACING	500	4					
		HD_DIOR_L	:::18000:9500	5	200	250	MATCHED_DELAY=HD_DATA:::1000		100 MHZ		TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		HD_DMAC_L	:::17500:9000	5	200	250			100 MHZ		TMDS_CLKN	CLKTMDS	TMDS:::50	10 MIL SPACING	500	4					
		HD_CS0_L	:::16000:9000	5	200	250			100 MHZ		TMDS_CLKP	CLKTMDS	TMDS:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		HD_CS1_L	:::16000:9000	5	200	250			100 MHZ		TMDS_DN<0>	TMDS_D0	TMDS:::50	10 MIL SPACING	500	4					
		HD_DMARQ	:::17500:9000	5	200	250			100 MHZ		TMDS_DP<0>	TMDS_D0	TMDS:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		HD_IOCHRDY	:::18000:9500	5	200	250	10 MIL SPACING		100 MHZ		TMDS_DN<1>	TMDS_D1	TMDS:::50	10 MIL SPACING	500	4					
		HD_INTRO	:::16000:8000	5	200	250	MATCHED_DELAY=HD_DATA:::1000		100 MHZ		TMDS_DP<1>	TMDS_D1	TMDS:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		EIDE_DATA<15..0>	:::1855		33 MHZ				33 MHZ		TMDS_DN<2>	TMDS_D2	TMDS:::50	10 MIL SPACING	500	4					
		EIDE_ADDR<2..0>	:::1900		33 MHZ				33 MHZ		TMDS_DP<2>	TMDS_D2	TMDS:::50	10 MIL SPACING	500	4					
INTERNAL LAYER		EIDE_CS0_L	:::1850		33 MHZ				33 MHZ		NEC_USB_DAM	NEC_USB_DA	NEC_USB_DA:::120	10 MIL SPACING	MIN LINE WIDTH=5						
		EIDE_CS1_L	:::1850		33 MHZ				33 MHZ		NEC_USB_DAP	NEC_USB_DA	NEC_USB_DA:::120	10 MIL SPACING	MIN LINE WIDTH=5						
INTERNAL LAYER		EIDE_RD_L	:::1500		33 MHZ				33 MHZ		USB_DEM	USB_DE	USB_DE:::200	5 MIL SPACING							
		EIDE_WR_L	:::1500		33 MHZ				33 MHZ		USB_DEP	USB_DE	USB_DE:::200	5 MIL SPACING							
INTERNAL LAYER		EIDE_IOCHRDY	:::1500		33 MHZ				33 MHZ		NEC_USB_DBM	NEC_USB_DB	NEC_USB_DB:::120	10 MIL SPACING	MIN LINE WIDTH=5						
		EIDE_INT	:::1500		33 MHZ				33 MHZ		NEC_USB_DBP	NEC_USB_DB	NEC_USB_DB:::120	10 MIL SPACING	MIN LINE WIDTH=5						
INTERNAL LAYER		EIDE_RST_L	:::1500		33 MHZ				33 MHZ		USB_DFM	USB_DE	USB_DE:::200	5 MIL SPACING							
		EIDE_DMAC_L	:::1500		33 MHZ				33 MHZ		USB_DFP	USB_DE	USB_DE:::200	5 MIL SPACING							
INTERNAL LAYER		EIDE_DMARQ	:::1500		33 MHZ				33 MHZ		RT_USB_DM	RT_USB_D	RT_USB_D:::200	5 MIL SPACING							
		EIDE_OPTICAL_DATA<15..0>	:::4500:6500		33 MHZ				33 MHZ		RT_USB_DP	RT_USB_D	RT_USB_D:::200	5 MIL SPACING							
INTERNAL LAYER		EIDE_OPTICAL_ADDR<2..0>	:::4500:6500		33 MHZ				33 MHZ		NEC_USB_RSDM1	NEC_USB_RSD1	NEC_USB_RSD1:::120	10 MIL SPACING	MIN LINE WIDTH=5						
		EIDE_OPTICAL_CS0_L	:::5000:7000		33 MHZ				33 MHZ		NEC_USB_RSDP1	NEC_USB_RSD1	NEC_USB_RSD1:::120	10 MIL SPACING	MIN LINE WIDTH=5						
INTERNAL LAYER		EIDE_OPTICAL_CS1_L	:::5000:7000		33 MHZ				33 MHZ		NEC_USB_RSDM2	NEC_USB_RSD2	NEC_USB_RSD2:::120	10 MIL SPACING	MIN LINE WIDTH=5						
		EIDE_OPTICAL_RD_L	:::5000:7000		33 MHZ				33 MHZ		NEC_USB_RSDP2	NEC_USB_RSD2	NEC_USB_RSD2:::120	10 MIL SPACING	MIN LINE WIDTH=5						
INTERNAL LAYER		EIDE_OPTICAL_WR_L	:::5000:7000		33 MHZ				33 MHZ		MODEM_USB_DM	MODEM_USB_D	MODEM_USB:::200	5 MIL SPACING							
		EIDE_OPTICAL_IOCHRDY	:::5000:7000		33 MHZ				33 MHZ		MODEM_USB_DP	MODEM_USB_D	MODEM_USB:::200	5 MIL SPACING							
INTERNAL LAYER		EIDE_OPTICAL_INT	:::5500:7500		33 MHZ																

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
BATTERY CHARGER	1772_PCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_PSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	
MISC	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	
	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	
	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
VIDEO	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25
	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	KBD_LED2_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FAN GND	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
L3 CACHE	L3_VREF	VOLTAGE=0.75V	MIN_LINE_WIDTH=10	
	L3_CLK_REF	VOLTAGE=0.75V	MIN_LINE_WIDTH=10	
	L3_OVDD	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
INTREPID	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PLL5	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PLL5	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
PLL5	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
PLL5	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
PLL5	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
PLL5	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
PLL5	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
PLL5	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
PLL5	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
PLL5	+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
REFERENCE	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
REFERENCE	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	
REFERENCE	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	
CARDBUS	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
NVIDIA NV17MAP	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_FB	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU_DVO	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
CARDBUS	+3V_DAC1VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+3V_DAC2VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+3V_GPU_AVDD1	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+3V_GPU_AVDD0	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+3V_GPU_PLAVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CARDBUS	+3V_GPU_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
CARDBUS	+2.8V_IOP_PLAVDD	VOLTAGE=2.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
CARDBUS	GPU_AGP_VREF	VOLTAGE=0.75V	MIN_LINE_WIDTH=10	
CARDBUS	GPU_FB_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
SILICON IMAGE 88E1111	+3V_SI_PLLVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+3V_SI_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+3V_SI_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
FW	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
FW	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
FW	IM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+FW_VPO	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
FW	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_PL1VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_PL1400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	+1.95V_FW_PL1500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
FW	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
FW	FW_TPO0R	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
USB 2.0	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
INTREPID SSCG	+3V_CG_FLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8
	+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
LTC3707 5V SWITCHER	3707_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
3V SWITCHER	3V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	2.5V_DI	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
CONTROL	1.5V_DI	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM			
	2.5V_ILIM			
	MAX1715_TON			
	MAX1715_SKIP			
MAX1717	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DH		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM		MIN_LINE_WIDTH=8	
	VCORE_BEF		MIN_LINE_WIDTH=8	
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	
	VCORE_CC		MIN_LINE_WIDTH=8	
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	
	VCORE_TIME		MIN_LINE_WIDTH=8	
VCORE_VGATE		MIN_LINE_WIDTH=8		
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30		
VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8		
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1778_IGN		MIN_LINE_WIDTH=8	
	1778_ITH		MIN_LINE_WIDTH=8	
LTC3411	1778_ITH_RC		MIN_LINE_WIDTH=8	
	1.5V_2.5V_OK		MIN_LINE_WIDTH=8	
	1778_VFB		MIN_LINE_WIDTH=8	
	1778_FCB		MIN_LINE_WIDTH=8	
	1778_VRNG		MIN_LINE_WIDTH=8	
	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_VFB		MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	LTC3411_ITH_RC		MIN_LINE_WIDTH=8	
LTC1962 INT PLLS	LTC3411_ITH		MIN_LINE_WIDTH=8	
	LTC3411_SYNC		MIN_LINE_WIDTH=8	
	LTC3411_SHDN		MIN_LINE_WIDTH=8	
	LTC1962_INT_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_L3_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
LTC1962_L3_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
LTC1962_LV5_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
LTC1962_LV5_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

FUNCTIONAL TEST POINTS

	8	7	6	5	4	3	2	1
	FUNC_TEST=YES JTAG ASIC TMS 14 27	FUNC_TEST=YES TMS_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=YES PCI_PAR 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30	FUNC_TEST=YES +5V_INV_SW 22 38
	FUNC_TEST=YES JTAG ASIC TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=TRUE PCI_AD<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30	FUNC_TEST=YES LEFT_USB_DM 24 26 37
	FUNC_TEST=YES JTAG ASIC TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=YES LEFT_USB_DP 24 26 37
	FUNC_TEST=YES JTAG ASIC TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=TRUE SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=YES RIGHT_USB_DM 26 32 37
	FUNC_TEST=YES JTAG ASIC TRST_L 14 27	FUNC_TEST=YES VGA_VSYNC 21 22	FUNC_TEST=YES SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_IOCHRDY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=YES RIGHT_USB_DP 26 32 37
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 21 22	FUNC_TEST=TRUE SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=TRUE AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=TRUE EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=YES NEC_LEFT_USB_PWREN 24 26
	FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=TRUE TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 24 26
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_INT_L 15 24	FUNC_TEST=TRUE TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=YES ADAPTER_DET 30 31
	FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=TRUE INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=TRUE LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 24
	FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 20 22 37	FUNC_TEST=TRUE SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=TRUE COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_NUMLOCK_LED 23	FUNC_TEST=YES SUTRO_ALS_OUT 23 24
	FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 20 22 37	FUNC_TEST=TRUE SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=TRUE COMM_SHUTDOWN 15 25	FUNC_TEST=TRUE +BATT_POS 31 38	FUNC_TEST=YES KBD_LED1_OUT 23 38
	FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 20 22 37	FUNC_TEST=TRUE SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=TRUE COMM_RING_DET_L 15 25 30	FUNC_TEST=TRUE BATT_CLK 31	FUNC_TEST=YES KBD_LED2_OUT 23 38
	FUNC_TEST=YES JTAG_CPU_TEST_L 5 23	FUNC_TEST=YES LVDS_L1P 20 22 37	FUNC_TEST=TRUE SND_L1N_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=TRUE KBD_ID 23 30	FUNC_TEST=TRUE BATT_DATA 31	FUNC_TEST=YES MAIN_RESET_L 18 19 21 24 26 30
	FUNC_TEST=YES JTAG_L3_TMS 8	FUNC_TEST=YES LVDS_L2N 20 22 37	FUNC_TEST=TRUE INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=TRUE +5V_TPAD_SLEEP 23 38	FUNC_TEST=TRUE BATT_NEG 31 38	FUNC_TEST=YES COMM_TRXC 15 25
	FUNC_TEST=YES JTAG_L3_TDI_TP 8	FUNC_TEST=YES LVDS_L2P 20 22 37	FUNC_TEST=TRUE INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<21> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=TRUE +3V_HALL_EFFECT 23 38	FUNC_TEST=TRUE PMU_BATT_DET_L 10 31	FUNC_TEST=YES COMM_GPIO_L 15 25
	FUNC_TEST=YES JTAG_L3_TDO_TP 8	FUNC_TEST=YES CLKLVDS_LN 20 22 37	FUNC_TEST=TRUE USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<22> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=TRUE KBD_CAPSLOCK_LED 23	FUNC_TEST=TRUE FAN1_GND 25 38	FUNC_TEST=YES COMM_DTR_L 15 25
	FUNC_TEST=YES JTAG_L3_TCK 8	FUNC_TEST=YES CLKLVDS_LP 20 22 37	FUNC_TEST=TRUE USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<23> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=TRUE KBD_FUNCTION_L 23 30	FUNC_TEST=TRUE FAN1_TACH 25	FUNC_TEST=YES COMM_RTS_L 15 25
	FUNC_TEST=YES INT_I2C_CLK0 12 14 23	FUNC_TEST=TRUE LVDS_U0N 20 22 37	NO LONGER NEEDED BY TEST GROUP FUNC_TEST=TRUE USB_D2M 15 26	FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=TRUE KBD_CONTROL_L 23 30	FUNC_TEST=TRUE FAN2_GND 25 38	FUNC_TEST=YES COMM_RXD 15 25
	FUNC_TEST=YES INT_I2C_DATA0 12 14 23	FUNC_TEST=TRUE LVDS_U0P 20 22 37	FUNC_TEST=TRUE USB_D2P 15 26	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=TRUE KBD_COMMAND_L 23 30	FUNC_TEST=TRUE FAN2_TACH 25	FUNC_TEST=TRUE PMU_KB_RESET_L 30
	FUNC_TEST=YES INT_I2C_CLK1 14 15 25	FUNC_TEST=TRUE LVDS_U1N 20 22 37	FUNC_TEST=TRUE BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=TRUE KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=TRUE PWR_BUTTON_L 23 25
	FUNC_TEST=YES INT_I2C_DATA1 14 15 25	FUNC_TEST=TRUE LVDS_U1P 20 22 37	FUNC_TEST=TRUE BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DN<0> 27 37	FUNC_TEST=TRUE +PBUS 38
	FUNC_TEST=YES CBUS_DET_1_L 18	FUNC_TEST=TRUE LVDS_U2N 20 22 37	FUNC_TEST=TRUE MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DP<1> 27 37	FUNC_TEST=TRUE +24V_PBUS 38
	FUNC_TEST=YES CBUS_DET_2_L 18	FUNC_TEST=TRUE LVDS_U2P 20 22 37	FUNC_TEST=TRUE MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DN<1> 27 37	FUNC_TEST=TRUE GPU_VCORE 20 38
	FUNC_TEST=TRUE TMS_DN<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UN 20 22 37	FUNC_TEST=TRUE PCI_AD<0> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DP<2> 27 37	FUNC_TEST=TRUE CPU_VCORE_SLEEP 5 34 38
	FUNC_TEST=TRUE TMS_DP<0> 20 21 22 37	FUNC_TEST=TRUE CLKLVDS_UP 20 22 37	FUNC_TEST=TRUE PCI_AD<1> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMA_REQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DN<2> 27 37	FUNC_TEST=TRUE VCORE_FB 34 38
	FUNC_TEST=TRUE TMS_DN<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_CLK 20 22	FUNC_TEST=TRUE PCI_AD<2> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_FRAME_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=TRUE +1_RV_MAIN 38
	FUNC_TEST=TRUE TMS_DP<1> 20 21 22 37	FUNC_TEST=TRUE LVDS_DDC_DATA 20 22	FUNC_TEST=TRUE PCI_AD<3> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE RJ45_DN<3> 27 37	FUNC_TEST=TRUE +3V_PMU 38
	FUNC_TEST=TRUE TMS_DN<2> 20 21 22 37	FUNC_TEST=TRUE BRIGHT_PWM 22	FUNC_TEST=TRUE PCI_AD<4> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE RJ45_DP<4> 27 37	FUNC_TEST=TRUE +5V_DDC_SLEEP 22 38
	FUNC_TEST=TRUE TMS_DP<2> 20 21 22 37	FUNC_TEST=TRUE TV_GND1 22 38	FUNC_TEST=TRUE PCI_AD<5> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_DEVSEL_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE RJ45_DN<4> 27 37	FUNC_TEST=TRUE +12_RV_INV 22 38
	FUNC_TEST=YES TMS_CONN_CLKN 22 37	FUNC_TEST=TRUE TV_GND2 22 38	FUNC_TEST=TRUE PCI_AD<6> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_STOP_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<8> 23 30		

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHT	39 OF 44	
NONE			

REVISION HISTORY

RELEASED FOR PROTO 1 RELEASED FOR PROTO 1

REV 1.1 - 08/14/02

- 149/ UPDATED SOME NETS FOR CONCEPT 14.2 COMPLIANCE (PG 30,36)
- 150/ CORRECTED PWB PART NUMBER (PG 21)
- 151/ DELETED 4 0805 BULK CAPS AND ADDED 20 0402 BYPASS CAPS ON DDR SODIMM CONNECTOR (PG 12)
- 152/ REPINNED OUT J13 (HARD DRIVE) CONNECTOR FOR BETTER FLEX ROUTING (PG 24)
- 153/ ADDED A FEW MORE COMPONENTS TO ALS CIRCUIT BASED ON THAT'S RECOMMENDATIONS (PG 23)
- 154/ REMOVED PROTO1 CONNECTOR OPTIONS (PG 1, 22, 26, 27)
- 155/ ADDED USB 2.0 CONTROLLER (PG 26)
- 156/ CHANGED TO SPIDEY 39PIN ZIF CONNECTOR AND PINOUT (PG 23)
- 157/ ADDED INTREPID SSCG CHIP SUPPORT (PG 15)
- 158/ CONSOLIDATED BOMS
- 159/ UPDATED USB 2.0 SIGNAL CONSTRAINTS (PG 26)
- 160/ CHANGED CPU CORE VOLTAGE TO 1.45V FAST/1.40V SLOW (PG 33)
- 161/ ADDED +3V SLEEP TO TUBA CONNECTOR (PG 25)
- 162/ MERGED MAXBUS_MAIN WITH MAXBUS_SLEEP BECAUSE INTREPID MAXBUS I/O CAN BE POWERED DOWN IN SLEEP (PG 16,17)
- 163/ DELETED ZT17 AND ZT2 BECAUSE THEY ARE NO LONGER NEEDED (PG 4)
- 164/ CHANGED FL1 TO NEW COMMON MODE CHOKES FOR FIREWIRE A (PG 28)
- 165/ CHANGED CRYSTAL VOLTAGE DIVIDER FOR FIREWIRE PHY TO 50/100 (BILL'S RECOMMENDATION) (PG 28)
- 166/ ADDED ZN7002 TO PREVENT FPU_SLEEP_LED_L FROM PUMPING UP +3V_MAIN DURING SHUTDOWN (PG 23)

REV 2.0 - 08/26/02

- 167/ DELETED USB POWER FET (PG 23)
- 168/ CHANGED 14PIN ZIF CONNECTORS AND PINOUT (PG 24,31)
- 169/ CONNECTED VGATE TO EXTINT10 BECAUSE NEED INTERRUPT CONTROL (PG 15)
- 170/ UPDATED A FEW CONSTRAINTS
- 171/ ADDED NEW QUAD-VCORE CONTROL CIRCUITRY (PG 33)
- 172/ CHANGED OPTICAL CONNECTOR PINOUT (PG 24)
- 173/ ADDED FPU_LID_CLOSED_L SIGNAL TO LMU (PG 23)
- 174/ ADDED Q11 ADAPTER DETECTION SCHEME (PG 29)
- 175/ ADDED DEDICATED RC FILTERING FOR PORTO TX 0 (PG 28)
- 176/ ADDED STUFFING OPTION FOR DSI_PIN ON FIREWIRE PHY (PG 28)
- 177/ CHANGED STUFFING OPTION TO RAISE PLL VOLTAGE TO 1.95V FOR FW (PG 28)
- 178/ DELETED C741 (100UF INPUT CAP TO +3V_SLEEP) (PG 32)
- 179/ DELETED C757 (0.22UF BYPASS CAP FOR PCII510) TO EASE TESTPOINT CONSTRAINTS (PG 18)
- 180/ SEPERATED PULL-UP FOR PCI_SERR_L AND PCI_PERR_L (PG 18,26)
- 181/ CHANGED SYSCLK_CPU, INT_AGP_FB_OUT, AND INT_AGP_FB_OUT SERIES RESISTOR VALUE (PG 9, 13)
- 182/ CHANGED C533, C539 TO 270PF AND CHANGED CONNECTIONS (PG 32)
- 183/ ADDED 4.7M CAP ON Q51 GATE (PG 31)
- 184/ ADDED EMI SHIELD FOR INVERTER CHGND (PG 4)
- 185/ UPDATED MORE CONSTRAINTS
- 186/ CHANGED STUFFING OPTION TO FORCE 3V/5V INTO FORCE CONTINUOUS MODE TO REDUCE INDUCTOR SINGING (PG 32)
- 187/ CHANGED FW DVDD LDO TO 1.95V PER BILL'S RECOMMENDATION (PG 28)
- 188/ REMOVED C195 1.5V AGP DOUBLED BYPASS, C24,C20 - 3VMAIN (DOUBLED BYPASS) FOR TESTPOINTS (PG 17)
- 189/ REMOVED C91 - 1.5V AGP BULK CAP BECAUSE THERE ARE 4 ON INTREPID SIDE ALREADY! (PG 20)
- 191/ CHANGED STUFFING OPTION TO FORCE 14V INTO FORCE CONTINUOUS MODE TO REDUCE INDUCTOR SINGING (PG 31)
- 192/ CHANGED STUFFING OPTION TO RAISE MARVELL CORE VOLTAGE TO 1.32V (PG 27)
- 193/ REMOVED COMMON MODE CHOKE FOR FIREWIRE B SIGNALS (PG 28)
- 194/ CHANGED LINE WIDTH FOR FIREWIRE SIGNALS TO MAKE THEM 50OHM SINGLE AND 110OHM DIFFERENTIAL (PG 36)
- 195/ CHANGED STUFFING OPTION TO ENABLE 1.5V_LDO AND MAKE 1.5V_MAIN INTO 1.8V (PG 16, 19, 34)
- 196/ ADDED BACK IN COMMON MODE CHOKE FOR FIREWIRE B TO ENSURE TESTABILITY (PG 28)

RELEASED FOR PROTO 2 RELEASED FOR PROTO 2

LAST MINUTE BOM CHANGES FOR PROTO2 (9/5/02)

- 197/ STUFFED 20K FEEDBACK RESISTOR FOR MARVELL 88B1111 CRYSTAL (PG 27)
- 198/ NO STUFFED 4700PF FOR 14V PBUS GATE - C741 (PG 31)
- 199/ NO STUFFED L4 AND L5, FIREWIRE COMMON MODE CHOKES (PG 28)
- 200/ CHANGED BOOTROM APN FOR SHARP DIE-SHRINK PACKAGE (PG 10)
- 201/ CHANGED VCORE STUFFING OPTION FOR 1GHZ PROCESSOR (PG 33)

REV 3.0 - 09/20/02

- 202/ COMBINED FIREWIRE FUSE INTO ONE TO LIMIT PORT POWER TO 22W@24V OR 13.5W@15V (PG 28)
- 203/ UPDATED L3 SYMBOLS TO REFLECT MISSING SA17 SIGNAL ON 4MBIT PARTS VS. 8MBIT PARTS (PG 8)
- 204/ CHANGED TO NEW SPIDEY CONNECTOR AND PINOUT (PG 23)
- 205/ REMOVED P93 SUPPORT CIRCUIT (PG 25)
- 206/ ADDED 0 OHM RESISTOR FOR 2.5V_MARVELL TO MEASURE CURRENT (PG 27)
- 207/ ADDED 0 OHM RESISTOR FOR POWER BUTTON - DEBUG (PG 25)
- 208/ ADDED 2 JUMPERS FOR FPU_RESET_BUTTON_L AND FPU_NMI_BUTTON_L (PG 25)
- 209/ CHANGED TO PROTO2 BOM OPTION - INTREPID REV 2.0, AND MARVELL 2.0 CHANGES

RELEASED FOR PROTO 2-ENCLOSURE RELEASED FOR PROTO 2-ENCLOSURE

LAST MINUTE BOM CHANGES FOR PROTO2-ENCLOSURE (9/25/02)

- 210/ CHANGED R474 TO 49.9K, 1%, R475 TO 1.0K, 1%, AND R683 TO 10.7K, 1% (PG 30)
- 211/ CHANGED INTREPID PART NUMBER TO REV 2.0 (PG 9-16)

REV 4.0 - 10/24/02

- 212/ ADDED 10K PULL-UP STUFFING OPTION TO CG_ADDRSEL AND 10K PULL-DOWN STUFFING OPTION TO CG_FSEL (PG 15)
- 213/ REMOVED ZEBRA 15/16 SUPPORT (PG 28)
- 214/ REMOVED NO_TEST=TRUE PROPERTY ON MAXBUS/L3 BUS (PG 35)
- 215/ ADDED FUNCTIONAL TEST POINT DEFINITION (PG 38)
- 216/ REPLACED IRF7822 IN THE BATTERY CHARGER AND 14V SWITCHER SECTION WITH IRF7811M (PG 30, 31)
- 217/ DELETED CAPACITOR OPTION ON INT_CPUFB_IN - MAKE RISE/FALL TIME WORSE (PG 9)
- 218/ CHANGED POWER SUPPLY TO FAN TO +3V_SLEEP (PG 25)
- 219/ UPDATED TO NEW EMI SHIELD PART NUMBER, AND NEW 300MHZ SRAM PART NUMBER (PG 4, 8)
- 220/ SWITCHED TO NEW 16PIN MODEM CONNECTOR (PG 25)
- 221/ FIXED AGP CLOCK CONSTRAINTS (PG 13,35)
- 222/ DELETED PULL-UP RESISTOR TO VCORE_VCC ON VGATE SINCE THERE'S A 10K PULL-UP RESISTOR ON INTREPID SIDE (PG 33)
- 223/ ADDED BACK INDIVIDUAL FUSE FOR FIREWIRE PORT (PG 28)
- 224/ SEPARATED FW PORTS TO ANOTHER PAGE; UPDATED PIN DEFINITIONS (PG 28, 29)
- 225/ ADDED 2 10K PULL-UP TO USB NC PINS (M6 AND P6) - PER NEC (PG 26)
- 226/ CHANGED SMBUS PULL-UP RESISTOR TO 7.15K (DON'T HAVE ANOTHER 5% -7K RESISTOR IN BOM) - PER IBOOK (PG 30)
- 227/ DELETED ALL INTREPID_REV1 STUFFING OPTION (PG 9-16)
- 228/ CHANGED TO NEW MOUNTING HOLE SIZES - ALL INCREASED BY 0.2MM IN DIAMETER EXCEPT FOR THREE CPU MTG HOLES (PG 4)
- 229/ CHANGED BOM OPTION TO 167MHZ BUS WITH PLL SET TO 1GHZ/833MHZ (PG 7,9)
- 230/ CHANGED TO 10K PULL-DOWN FOR MOD_DTI, MOD_SYNC, AND MOD_BITCLK - PER INTREPID PADS SPREADSHEET (PG 14)
- 231/ CHANGED JUMPER PADS FOR FPU_RESET_L AND FPU_NMI_L TO 0603 RESISTOR PADS (PG 25)
- 232/ ADDED DAMPING RESISTOR FOR 8MHZ CRYSTAL (PG 23)
- 233/ CHANGED INT_PLL_RM_PD TO PULL-DOWN AND CHANGED JTAG_ENHET_TDI TO PULL-UP (PG 14)
- 234/ DISCONNECTED FW_LAKON FROM INT_EXTINT3_PU BECAUSE FW_LAKON OUTPUT NOW WORKS FINE (PG 15)
- 235/ CHANGED R21 TO +3V_SLEEP TO PREVENT LEAKAGE TO MAXBUS_SLEEP BEFORE LMU SETS OUTPUT AS OPEN-DRAIN (PG 23)
- 236/ CHANGED FW_PD AND FW_PU TO 5% RESISTORS (PG 28)
- 237/ ADDED FIREWIRE PORT CURRENT LIMITER (PG 29)
- 238/ CHANGED +14V_PBUS TO +PBUS SINCE THE VOLTAGE MAY CHANGE BACK AND FORTH (PG ALL)
- 239/ ADDED A29 ADAPTER DETECT (PG 30)
- 240/ ADDED NEW SYSTEM CURRENT MONITOR FOR +PBUS (PG 31)
- 241/ DELETED OLD BATTERY CURRENT LIMITER CIRCUIT (PG 31)
- 242/ ADDED C843 TO SPEED UP Q10 TURN ON AND CHANGED Q14 TURN ON TO AC_IN (PG 31)
- 243/ REMOVED C650 (2MILLIOMH) SENSE RESISTOR FROM CPU_VCORE SWITCHER BECAUSE IT CAUSES TOO MUCH DROOP ON VOLTAGE (PG 34)
- 244/ REPLACED LMC642 WITH LMC1111 BECAUSE ONLY NEED 1 OP-AMP (PG 31)
- 245/ CHANGED LTC4210 TIMER CAPACITOR TO ONE 0805 INSTEAD OF TWO 0402 (PG 29)
- 246/ FINALIZED ALL POWER SUPPLY CHANGES (PG 29-32)
- 247/ CHANGED TO NEW CALIFORNIA MICRO DEVICES LOW-CAPACITANCE ESD DIODES FOR FIREWIRE (PG 29)
- 248/ ADDED 1K PULL-DOWN TO FW_DS1, FW_SE, AND FW_SM INPUTS PER TI'S RECOMMENDATION (PG 28)
- 249/ CHANGED DS1 (PIN 32) TO PULL-UP FOR A-ONLY OPERATION (PG 28)
- 250/ ADDED MORE FUNCTIONAL TEST POINTS PER MAYNE'S INPUT (PG 39)
- 251/ CHANGED BACK TO OLD BA959DM DIODES BECAUSE CMD1210 CAN ONLY HANDLE 8MA FORWARD CURRENT (PG 29)
- 252/ REMOVED COMMON MODE CHOKE PADS FOR FIREWIRE B (PG 29)
- 253/ ADDED PULL-UP TO FPU_SLEEP_LED_L AND CHANGED R451 TO PULL-DOWN SLEEP_LED_H TO ENSURE STATES WHEN CHIPS TRISTATE OUTPUTS (PG 23)
- 254/ ADDED SILLICON IMAGE S11162 - FIRST PASS (PG 21)
- 255/ UPDATED DVI_HPC CIRCUIT PER HYDRA IMPLEMENTATION (PG 22)
- 256/ REPINNED OUT TUBA CONNECTOR (PG 25)
- 257/ SWAPPED JTAG_CPU_TRST_L AND JTAG_CPU_TDI WITH SENSOR5_I2C*_PD BECAUSE 200OHM PULL-DOWN PREVENTS IN-CIRCUIT PROGRAMMING ON PA0
- 258/ REMOVED XM17 - CPU_VCORE_JUMPER - FOR HUGE COPPER POUR (PG 34)
- 259/ ADDED PART NUMBER TABLE FOR SPEAKER CLIP (PG 4)
- 260/ MIRRORRED AIRSET CONNECTOR BECAUSE CONNECTIONS ARE MIRRORRED ON THE FLEX (PG 24)
- 261/ FINALIZED ALL CHANGES FOR S11162 PART - RUNNING HIGH SWING MODE (PG 21)
- 262/ CHANGED TO SI3446DV FOR FAN FETS (PG 25)

- 263/ PULLED DS2 HIGH TO SHUT-OFF PORT 3 ON FIREWIRE PHY COMPLETELY (PG 28)
- 264/ ADDED ONE MORE 1000UF POSCAP ON CPU_VCORE_SLEEP TO REDUCE RIPPLE BY ANOTHER 10MV, AND CHANGED OFFSET TO +30MV (PG 34)
- 265/ FINE TUNED R21 SERIES RESISTOR R VALUES FOR EMI AND DIVIDE CY28512 OUTPUT FROM 2.5V TO 1.5V (PG 13,15)
- 266/ CY28512 NOW RUNS ON 3V_MAIN AND 2.5V_MAIN... UPDATED THE STRAPS TOO (PG 15)
- 267/ ALS SENSOR IS NOW RUNNING DURING SLEEP PER THAT'S REQUEST (PG 23, 24)
- 268/ CHGND1 NOW SPLITS INTO CHGND1 AND CHGND6 BECAUSE OF FIREWIRE B ROUTING ON THE SURFACE (PG 29)
- 269/ SEPARATED 0 OHM RESISTORS FOR EACH FIREWIRE GROUND PINS (PG 29)
- 270/ CY28512 RESET PIN NOW GOES TO +3V_MAIN - INT_RESET_L WILL NOW WORK (PG 15)
- 271/ CHANGED PULL-UPS FOR FAN CONTROL SIGNALS TO +3V_SLEEP - LEAKAGE PROBLEM THROUGH THE FAN (PG 25)
- 272/ NO STUFFED PULL-UP RESISTORS FOR EIDE_RESET AND EIDE_DMAACK_L - PER MKE DRIVE SPEC (PG 24)

RELEASED FOR EVT RELEASED FOR EVT

LAST MINUTE BOM CHANGES FOR PROTO2 (10/29/02)

- 273/ UPDATED BOMOPTION *NO_SSCG* TO *NO_SSCG* (PG 9)
- 274/ FIXED SYSTEM BUS TO 167MHZ OPERATION BECAUSE WE ARE USING INTREPID 2.0 (PG 15)

REV 5.0 - 12/03/02

- 275/ P50 IS ONLY POWERED BY +3V_SLEEP NOW (PG 24)
- 276/ CHANGED TO ONE 1.5A FIREWIRE FUSE (PG 29)
- 277/ ADDED PULL-DOWN TO P50'S CLKRUN_L SIGNAL AND NO CONNECTED P50'S PME SIGNAL (PG 24)
- 278/ CHANGED PCI PULL-UP RESISTORS TO +3V_SLEEP TO SUPPORT P50 D3COLD (PG 13)
- 279/ ADDED TWO 4.7UF BULK CAPS NEAR THE FAN CONNECTORS (PG 25)
- 280/ FAN POWER GOES BACK TO +5V_SLEEP (PG 25)
- 281/ NEW PART NUMBERS FOR INTREPID 2.1, ZEBRA-17, BS520, 50&80PIN CONNECTORS, NEW CPU DESC.
- 282/ NEW BOOT ROM AND LMU PART NUMBERS (PG 11, 23)
- 283/ FIXED DRCS AROUND S11162 BY CHANGING CONSTRAINTS (PG 21)
- 284/ ADDED SLEEP FET FOR +5V_SOUND (PG 25)
- 285/ ADDED 5A FUSE FOR FIREWIRE PORT POWER - FOR SAFETY COMPLIANCE (PG 29)
- 286/ ADDED ESD AND LATE VG PROTECTION FOR FIREWIRE (PG 29)
- 287/ CHANGED NOMINAL VCORE VOLTAGE TO 1.36V BECAUSE OF +/-50 MV REQUIREMENT ON GPU_VCORE (PG 20)
- 288/ CHANGED S11162 TO RISING CLOCK EDGE - STUFFING CHANGE (PG 21)
- 289/ ADDED DUAL SCHOTTKY FOR FIREWIRE PHY POWER (PG 28)
- 290/ ADDED STUFFING OPTION TO FEED MAIN_RESET_L TO PCII510 (PG 18)
- 291/ LOADED IN NEW MECHANICAL SYMBOLS FOR WIRELESS, CARDBUS, AND HARD/OPTICAL DRIVES
- 292/ NO STUFFED R388 BECAUSE THERE'S A WEAK INTERNAL PULL-UP ALREADY (PG 15)
- 293/ ADDED TWO 0805 ZERO OHM RESISTORS TO FEED IN EITHER +2.5V_SLEEP OR +2.5V_MAIN TO INTREPID (PG 16)
- 294/ CHANGED GPU_VCORE SWITCHER BOM OPTIONS TO REDUCE JITTER ON SUPPLY (PG 20)
- 295/ CONNECTED MAX4172 POWER TO +ADAPTER_SW TO SAVE LMA WHEN RUNNING ON BATTERY ONLY (PG 31)
- 296/ CHANGED Q47 AND Q58 TO 7811W FOR BOM CONSOLIDATION - ALSO CHANGED R348 AND R353 TO 113K TO ADJUST CURRENT LIMIT (PG 35)
- 297/ UPDATED BOM OPTION FOR SSCG (PG 9, 15)
- 298/ CHANGED RESET CAP TO 0.22UF ON TI PHY PER TI'S RECOMMENDATION (PG 28)
- 299/ UPDATED TO NEW TUBA CONNECTOR PINOUT (PG 25)
- 300/ CHANGED BOOTROM RESET TO INT_RESET_L FOR ICT (PG 10)
- 301/ ADDED 4 ZERO OHM RESISTORS TO NO STUFF THE QUAD_VCORE OPTION (PG 34)
- 302/ CHANGED ALL 132S1061 (0805 PACKAGE) TO 132S0046 (0603 PACKAGE) - (PG ALL)
- 303/ CHANGED TO TOP CONTACT SPIDEY CONNECTOR (PG 23)
- 304/ ADDED BOM OPTION TO PCI CLOCK OUT FROM INTREPID TO USB CONTROLLER (PG 13)
- 305/ CHANGED TO NEW 30PIN TUBA CONNECTOR WITH SOLDER TAPS (PG 25)
- 306/ UPDATED ETHERNET SERIES R VALUES (PG 14, 27)
- 307/ CONSOLIDATED 1UF, 10% CAPS TO 1UF, 20% CAPS (PG 28,31)
- 308/ CHANGED CURRENT LIMIT SETTINGS FOR 1.5V AND 2.5V SWITCHER (PG 35)
- 309/ ADDED FOUR PULL-DOWN RESISTORS ON CKE FOR DDR MEMORY (PG 10)
- 310/ ADDED THREE 0402 CAP PADS ON SND_SCLK, SND_CLKOUT, AND LVDS_DDC_CLK FOR EMI (PG 22, 25)
- 311/ ADDED 5 SPEAKER CLIPS SYMBOLS (PG 4)
- 312/ CHANGED VCORE OFFSET TO 10MV -> EVT BOARD MEASURED: IDLE 1.407V, SMOKE 1.387V, TRANSIENT 1.37V (PG 34)
- 313/ ADDED RESISTOR TO TPS2211 SHUTDOWNN PIN TO SUPPORT PSUEDO-D3COLD (PG 18)

RELEASED FOR DVT RELEASED FOR DVT

LAST MINUTE BOM CHANGES FOR DVT (12/20/02)

- 314/ CHANGED CPU VCORE TO 1.32V@1GHZ AND 1.15V@667MHZ (PG 34)
- 315/ CHANGED STUFFING OPTION TO ENABLE PCI SPREADING (PG 9)
- 316/ CHANGED STUFFING OPTION FOR A/B* SELECT ON MAX1717 TO SUPPORT L3 AT SLOW SPEED (PG 34)
- 317/ NO STUFFED R694 AND STUFFED R727 TO RESTOR ORIGINAL VCORE STEPPING CONTROL (PG 34)
- 318/ CHANGED RP55 AND RP56 TO 220HM RPAKS (PG 21)
- 319/ CHANGED R664 FROM 0OHM TO 10K BECAUSE IT SHOULD BE A WEAK PULL-DOWN (PG 24)

REV A - 01/14/03

- 320/ REMOVED LTC4210 BECAUSE OF RELIABILITY ISSUES, AND UPDATED PORT CONTROL WITH OLD METHOD PLUS A NEW 1.5A FUSE (PG 29)
- 321/ MOVED AMP AND HP MUTE CONTROL FROM TUBA TO MLE, AND INT_PU_RESET_L IS NOW *AND'ED WITH THE SIGNALS (PG 25)
- 322/ CHANGED ZT10 TO THE NEW PD STANDOFF, BS1 (PG 4)
- 323/ REMOVED ALL JUMPERS FOR PRODUCTION (PG TOO MANY)
- 324/ CHANGED R152 TO 511 OHM, 1% TO AVOID LOW CPU CLOCK AMPLITUDE (PG 9)
- 325/ CHANGED R451 TO 10K FROM 100K (PG 23) OTHERWISE, IT MAY BE TOO WEAK
- 326/ CHANGED R621 AND CONNECTED R608 TO GROUND WITH 10K RESISTOR TO ENSURE KBD LED IS OFF WHEN LMU IS IN RESET (PG 23)
- 327/ SWAPPED R265 AND R653 VALUES BECAUSE BATTERY VOLTAGE CAN GO DOWN TO 10.4V, AND WE NEED TO ENSURE VGS<-4.5V (PG 29)
- 328/ UPDATED TO NEW S-VIDEO FILTER VALUES (PG 22)
- 329/ ADDED ONE MORE SPEAKER CLIP FOR PD (PG 4)
- 330/ SWITCHED FAN TACH AND GROUND ON CONNECTOR FOR PD (PG 25)
- 331/ CHANGED TO 330HM RPAKS FOR TMD5 (PG 21)
- 332/ REMOVED U1 BECAUSE NO USING 1.5V MAXBUS NOR 1.5V L3 INTERFACE STRAPS (PG 7)

RELEASED FOR DVT2 RELEASED FOR DVT2

LAST MINUTE BOM CHANGES FOR DVT2 (1/18/03)

- 333/ CHANGED INPUT CAPS FOR CPU_VCORE FROM 4.7UF CERAMIC CAPS TO 22UF POSCAPS (PG 34)
- 334/ CHANGED R439 FROM 100K PULL-UP TO 470HM SERIES CONNECTED TO IO_RESET_L - MAKING SURE LMU RESETS ACROSS RESTART (PG 23)
- 335/ CHANGED SCHEMATIC NUMBER TO 051-6425 AND PCB NUMBER TO 820-1502 (PG 1)

ANOTHER LAST MINUTE BOM CHANGES FOR DVT2 (1/24/03)

- 336/ CHANGE R389 TO 20K AND R395 TO 47K TO ENABLE BURST MODE OPERATION ON LTC33707 (PG 33)
- 337/ RP55 AND RP56 CHANGED TO 220HM AND L17 CHANGED TO 3700HM COMMON MODE CHOKE (PG 21)

RELEASED FOR PVT RELEASED FOR PVT

REV A (051-6442) - 02/28/03

- 338/ BOM OMITTED SANYO CAPS AND ADDED KEMET 10UF AND PANASONIC 8.2UF AL POLYMER CAPS AT 7 LOCATIONS (PG 34)
- 339/ CHANGED R8 AND R70 TO 4.7K INSTEAD OF 10K TO IMPROVE RISE/FALL TIME (PG 15)
- 340/ CHANGED SCHEMATIC NUMBER TO 051-6442 (PG 1)
- 341/ UPDATED SYMBOL FOR U28 - FIREWIRE A PHY (PG 28)
- 342/ UPDATED SYMBOL FOR D22, D26, D29, D31, AND D33 - TO CORRECT SCHOTTKY DIODE SYMBOL (PG 29,31-33)
- 343/ CHANGED C263 FROM 0.01UF TO 0.22UF TO FIX EXTERNAL BRIGHTNESS FLUCTUATION ON CRT (PG 21)
- 344/ CHANGED Q60 TO NEW SYMBOL WITH ONLY IRF ON AVL (PG 31)

RELEASED FOR PRODUCTION RELEASED FOR PRODUCTION

REV B (051-6442) - 03/06/03

- 345/ UPDATED FIREWIRE PHY TO NEW "REV A" PART NUMBER (PG 28)
- 346/ UPDATED BOOT ROM TO NEW "REV A" PART NUMBER (PG 10)
- 347/ CHANGED C550 TO NEW APN 138S0536 ONLY TAIYO YUDEN APPROVED DUE TO MAX 1.9MM HEIGHT REQUIREMENT (PG 30)
- 348/ CHANGED ALL 14 4.7UF, 1210, X7R CAP FROM 138S0501 TO 138S0531 (4.7UF, 1206, X5R) DUE TO MAX 1.9MM HEIGHT REQUIREMENT

BOM UPDATE FOR PRODUCTION BOM UPDATE FOR PRODUCTION

REV A (051-6469) - 04/09/03

- 349/ UPDATED SCHEMATIC NUMBER TO 051-6469 (PG 1)
- 350/ CHANGED C591 AND C595 TO 0.01UF TO SPEED UP 1.95V_DVDD AND 1.95V_PL1VDD RAMP TIME (PG 28)

BOM UPDATE FOR PRODUCTION BOM UPDATE FOR PRODUCTION

REV B (051-6469) - 04/25/03

- 351/ CHANGED D31 FROM MBR5140T3 TO BS240 TO INCREASE THE CONSTANT CURRENT CAPABILITY FROM 1A TO 2A (PG 29)
- 352/ CHANGED C720 TO SANYO ONLY PART BECAUSE OF PROBLEMS AT THE FACTORY/FIELD (PG 1)

BOM UPDATE FOR PRODUCTION BOM UPDATE FOR PRODUCTION

REV C (051-6469) - 06/05/03

- 353/ CHANGED CPU P/N TO 33782775 FOR THE SICOH PROCESSORS (PG 5,6)
- 354/ CHANGED L31 FROM 152S0036 TO 152S0125 (PG 34)
- 355/ CHANGED L32 FROM 152S1003 TO 152S0126 (PG 32)

BOM UPDATE FOR PRODUCTION

REV D (051-6469) - 07/22/03

- 356/ CHANGED J21 TO NEW GOLD PLATE 80PIN CONNECTOR 516S0142 (PG 24)

BOM UPDATE FOR PRODUCTION

REV E (051-6469) - 08/07/03

- 357/ DISQUALIFIED AND REMOVED KEMET POLYMER CAPS FOR CPU_VCORE (PG 34)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6469	REV.	E
	SCALE		NONE		SHT



APPLE COMPUTER INC.

8 7 6 5 4 3 2 1

USB_DM	1582	15C2	3782	
USB_DP	1582	15C2	3782	
USB_DPM	1582	3782		
USB_DPP	1582	3782		
USB_OC_AB_L	1582	15C7		
USB_OC_CD_L	1582	15C7		
USB_OC_EP_L	1582	15C7		
USB_PWREN_AB_L	1582	15C7		
USB_PWREN_CD_L	1582	15C7		
USB_PWREN_EP_L	1582	15D7		
VOORE_BOOT	34C4	38C1		
VOORE_RST	34C5	38C1		
VOORE_CC	3486	38B1		
VOORE_OH	3485	38C1		
VOORE_DL	3485	38C1		
VOORE_PAST<4..1>	34D2	34D3	34D5	
VOORE_FP	3485	38B1	38A2	
VOORE_GND	3485	38B1		
VOORE_GND_A	3486			
VOORE_GND_B	3445	3485	38B1	
VOORE_GND_C	3444			
VOORE_GND_D	3441	3444	38B1	
VOORE_ILIM	34C6	38C1		
VOORE_LX	3485	38C1		
VOORE_MX_EN	34D5			
VOORE_MX_SEL	34D5			
VOORE_SEP	3486	38C1		
VOORE_SHEN_L	34C6			
VOORE_SLOW<4..1>	34D6			
VOORE_SNS	3443	38B1		
VOORE_TIME	3484	38B1		
VOORE_TON	3486	38C1		
VOORE_VCC	34C6	38C1		
VOORE_VGATE	1585	1587	3484	38B1
VOORE_VID<4..0>	34A3	3488	34D4	
VGA_B	22C5	22D7	39D7	
VGA_G	22C5	22D7	39D7	
VGA_HSYNC	21D4	22C6	39D7	
VGA_R	22C5	22D7	39D7	
VGA_VSYNC	21D4	22C5	39D7	
VIPPCLR_PD	19C2			

D

D

C

C

B

B

A

A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6469	E
SCALE	SHEET		OF
NONE	42		44

8 7 6 5 4 3 2 1

8		7		6		5		4		3		2		1	
<p>*** Unit Cross-Reference *** --- For this entire design ---</p> <p>PCB_STANDOFF 403</p> <p>C167 CAP 1783 C168 CAP 1783 C169 CAP 1702 C170 CAP 1904 C171 CAP 3402 C172 CAP 507 C173 CAP 506 C174 CAP 3401 C175 CAP 1702 C176 CAP 1505 C177 CAP 3401 C178 CAP 1805 C179 CAP 504 C180 CAP 1704 C181 CAP 1708 C182 CAP 1707 C183 CAP 1505 C184 CAP 1706 C185 CAP 1701 C186 CAP 1701 C187 CAP 1703 C188 CAP 1702 C189 CAP 1703 C190 CAP 1702 C191 CAP 1702 C192 CAP 1701 C193 CAP 1701 C194 CAP 1702 C195 CAP 1703 C196 CAP 1905 C197 CAP 2005 C198 CAP 1905 C199 CAP 2004 C200 CAP 507 C201 CAP 506 C202 CAP 506 C203 CAP 505 C204 CAP 1708 C205 CAP 1706 C206 CAP 1702 C207 CAP 1701 C208 CAP 1702 C209 CAP 1707 C210 CAP 1702 C211 CAP 2104 C212 CAP 2005 C213 CAP 1703 C214 CAP 1702 C215 CAP 1708 C216 CAP 1706 C217 CAP 1706 C218 CAP 1707 C219 CAP 1707 C220 CAP 1705 C221 CAP 1703 C222 CAP 1703 C223 CAP 1703 C224 CAP 1707 C225 CAP 1703 C226 CAP 1384 C227 CAP 1703 C228 CAP 1787 C229 CAP 1706 C230 CAP 1787 C231 CAP 2104 C232 CAP 2104 C233 CAP 1702 C234 CAP 2005 C235 CAP 2006 C236 CAP 1904 C237 CAP 603 C238 CAP 505 C239 CAP 2004 C240 CAP 2004 C241 CAP 1705 C242 CAP 1703 C243 CAP 1703 C244 CAP 506 C245 CAP 1701 C246 CAP 1707 C247 CAP 1707 C248 CAP 1706 C249 CAP 1707 C250 CAP 1706 C251 CAP 1903 C252 CAP 2001 C253 CAP 1904 C254 CAP 1904 C255 CAP 507 C256 CAP 35A2 C257 CAP 35A3 C258 CAP 1701 C259 CAP 1701 C260 CAP 24A4 C261 CAP 1701 C262 CAP 1701 C263 CAP 1903 C264 CAP 1905 C265 CAP 1905 C266 CAP 603 C267 CAP 1706 C268 CAP 1705 C269 CAP 1705 C270 CAP 1706 C271 CAP 1706 C272 CAP 1787 C273 CAP 1787 C274 CAP 1787 C275 CAP 1787 C276 CAP 1787 C277 CAP 1787 C278 CAP 1783 C279 CAP 506 C280 CAP 1705 C281 CAP 2184 C282 CAP 1904 C283 CAP 1904 C284 CAP 2004 C285 CAP 1783 C286 CAP 2004 C287 CAP 2005 C288 CAP 1904 C289 CAP 1904 C290 CAP 603 C291 CAP 505 C292 CAP 1781 C293 CAP 1704 C294 CAP 1905 C295 CAP 602 C296 CAP 603 C297 CAP 603 C298 CAP 1706 C299 CAP 1706 C300 CAP 1702 C301 CAP 1704 C302 CAP 1703 C303 CAP 1782 C304 CAP 1786 C305 CAP 1787 C306 CAP 1505 C307 CAP 1787 C308 CAP 1708 C309 CAP 1705 C310 CAP 1705 C311 CAP 1705 C312 CAP 1704 C313 CAP 1904 C314 CAP 1702 C315 CAP 2104 C316 CAP 1782 C317 CAP 1704 C318 CAP 1904 C319 CAP 2104 C320 CAP 2005 C321 CAP 1782 C322 CAP 1782 C323 CAP 1705 C324 CAP 1708 C325 CAP 1706 C326 CAP 1706 C327 CAP 1707 C328 CAP 1708 C329 CAP 1703 C330 CAP 1786 C331 CAP 1703 C332 CAP 1786 C333 CAP 1706 C334 CAP 1706 C335 CAP 1706</p>		<p>C336 CAP 1708 C337 CAP 2187 C338 CAP 2105 C339 CAP 2084 C340 CAP 2084 C341 CAP 20A5 C342 CAP 20A6 C343 CAP 20A2 C344 CAP 2105 C345 CAP 1785 C346 CAP 1785 C347 CAP 1787 C348 CAP 17A6 C349 CAP 17A6 C350 CAP 1786 C351 CAP 2184 C352 CAP 2107 C353 CAP 2106 C354 CAP 20A5 C355 CAP 1703 C356 CAP 1706 C357 CAP 1705 C358 CAP 1705 C359 CAP 2107 C360 CAP 2104 C361 CAP 20A6 C362 CAP 20A6 C363 CAP 20A2 C364 CAP 17A6 C365 CAP 1785 C366 CAP 17A7 C367 CAP 17A6 C368 CAP 17A6 C369 CAP 17A6 C370 CAP 1786 C371 CAP 1787 C372 CAP 1788 C373 CAP 1705 C374 CAP 1708 C375 CAP 20A1 C376 CAP 20A1 C377 CAP 1704 C378 CAP 17A6 C379 CAP 17A6 C380 CAP 17A5 C381 CAP 17A7 C382 CAP 17A6 C383 CAP 17A7 C384 CAP 17A6 C385 CAP 17A6 C386 CAP 17A7 C387 CAP 1788 C388 CAP 17A6 C389 CAP 1788 C390 CAP 1505 C391 CAP 1788 C392 CAP 1788 C393 CAP 1505 C394 CAP 2106 C395 CAP 2107 C396 CAP 35C1 C397 CAP 1788 C398 CAP 1505 C399 CAP 1505 C400 CAP 20A8 C401 CAP 3502 C402 CAP 1788 C403 CAP 1788 C404 CAP 1902 C405 CAP 2284 C406 CAP 2001 C407 CAP 2001 C408 CAP 20A8 C409 CAP 2081 C410 CAP 2081 C411 CAP 1507 C412 CAP 3402 C413 CAP 3403 C414 CAP 3403 C415 CAP 3403 C416 CAP 3404 C417 CAP 3403 C418 CAP 3404 C419 CAP 3404 C420 CAP 3404 C421 CAP 2704 C422 CAP 2704 C423 CAP 2704 C424 CAP 2704 C425 CAP 2704 C426 CAP 2704 C427 CAP 2704 C428 CAP 2704 C429 CAP 27A7 C430 CAP 27A7 C431 CAP 2704 C432 CAP 2088 C433 CAP 2284 C434 CAP 2704 C435 CAP 2705 C436 CAP 3404 C437 CAP 3183 C438 CAP 3106 C439 CAP 3106 C440 CAP 3486 C441 CAP 1003 C442 CAP 2088 C443 CAP 2284 C444 CAP 3205 C445 CAP 3186 C446 CAP 3206 C447 CAP 2703 C448 CAP 1785 C449 CAP 3107 C450 CAP 2504 C451 CAP 1707 C452 CAP 2705 C453 CAP 2007 C454 CAP 3402 C455 CAP 2703 C456 CAP 2703 C457 CAP 2703 C458 CAP 2504 C459 CAP 1002 C460 CAP 1201 C461 CAP 2087 C462 CAP 22A5 C463 CAP 3206 C464 CAP 2703 C465 CAP 2704 C466 CAP 2704 C467 CAP 2007 C468 CAP 2007 C469 CAP 3205 C470 CAP 2304 C471 CAP 3405 C472 CAP 3103 C473 CAP 22A4 C474 CAP 27A2 C475 CAP 3406 C476 CAP 35A5 C477 CAP 32A7 C478 CAP 3206 C479 CAP 2704 C480 CAP 1786 C481 CAP 2086 C482 CAP 2085 C483 CAP 2704 C484 CAP 2704 C485 CAP 2705 C486 CAP 2704 C487 CAP 2702 C488 CAP 3484 C489 CAP 3486 C490 CAP 3184 C491 CAP 3506 C492 CAP 3307 C493 CAP 3484 C494 CAP 2304 C495 CAP 2608 C496 CAP 2608 C497 CAP 3487 C498 CAP 1708 C499 CAP 3506 C500 CAP 3305 C501 CAP 3384 C502 CAP 3204 C503 CAP 1503 C504 CAP 3207 C505 CAP 28A7 C506 CAP 1506 C507 CAP 2804</p>		<p>C508 CAP 2806 C509 CAP 2807 C510 CAP 2808 C511 CAP 3507 C512 CAP 2808 C513 CAP 2805 C514 CAP 2806 C515 CAP 3508 C516 CAP 2808 C517 CAP 2808 C518 CAP 2805 C519 CAP 2805 C520 CAP 3503 C521 CAP 3503 C522 CAP 3203 C523 CAP 2884 C524 CAP 2107 C525 CAP 3182 C526 CAP 3182 C527 CAP 3181 C528 CAP 3306 C529 CAP 3304 C530 CAP 32A4 C531 CAP 2806 C532 CAP 3102 C533 CAP 3102 C534 CAP 3105 C535 CAP 2082 C536 CAP 3503 C537 CAP 3506 C538 CAP 17A7 C539 CAP 3305 C540 CAP 32A2 C541 CAP 17A6 C542 CAP 28A4 C543 CAP 1282 C544 CAP 1106 C545 CAP 3303 C546 CAP 2806 C547 CAP 20A1 C548 CAP 32A5 C549 CAP 2902 C550 CAP 1708 C551 CAP 3102 C552 CAP 1202 C553 CAP 3504 C554 CAP 3203 C555 CAP 3183 C556 CAP 3183 C557 CAP 3183 C558 CAP 17A7 C559 CAP 3305 C560 CAP 3304 C561 CAP 1703 C562 CAP 32A4 C563 CAP 28A3 C564 CAP 17A6 C565 CAP 3185 C566 CAP 3181 C567 CAP 2107 C568 CAP 3182 C569 CAP 3185 C570 CAP 1788 C571 CAP 31A5 C572 CAP 3204 C573 CAP 3502 C574 CAP 32A5 C575 CAP 2806 C576 CAP 1504 C577 CAP 2806 C578 CAP 2806 C579 CAP 2001 C580 CAP 3185 C581 CAP 3182 C582 CAP 3102 C583 CAP 3181 C584 CAP 3182 C585 CAP 3185 C586 CAP 3182 C587 CAP 3182 C588 CAP 2808 C589 CAP 3006 C590 CAP 2808 C591 CAP 30A7 C592 CAP 2808 C593 CAP 22A3 C594 CAP 2807 C595 CAP 27A2 C596 CAP 30B7 C597 CAP 30A6 C598 CAP 3184 C599 CAP 3184 C600 CAP 2103 C601 CAP 22A3 C602 CAP 2704 C603 CAP 2205 C604 CAP 2205 C605 CAP 3184 C606 CAP 2307 C607 CAP 3402 C608 CAP 3502 C609 CAP 2208 C610 CAP 35A4 C611 CAP 22A4 C612 CAP 3401 C613 CAP 3184 C614 CAP 3401 C615 CAP 2207 C616 CAP 3401 C617 CAP 3184 C618 CAP 3401 C619 CAP 3184 C620 CAP 3401 C621 CAP 3402 C622 CAP 3402 C623 CAP 31A7 C624 CAP 3401 C625 CAP 3184 C626 CAP 31A8 C627 CAP 3401 C628 CAP 31A8 C629 CAP 21A4 C630 CAP 8A4 C631 CAP 8A4 C632 CAP 22B7 C633 CAP 2205 C634 CAP 21A4 C635 CAP 8A5 C636 CAP 8A6 C637 CAP 8A4 C638 CAP 8A3 C639 CAP 8A5 C640 CAP 8A3 C641 CAP 8A3 C642 CAP 8A3 C643 CAP 22B8 C644 CAP 8A4 C645 CAP 32A7 C646 CAP 8A3 C647 CAP 8A4 C648 CAP 25A7 C649 CAP 8A4 C650 CAP 8A4 C651 CAP 8A4 C652 CAP 8A3 C653 CAP 8A4 C654 CAP 2704 C655 CAP 8A4 C656 CAP 22B7 C657 CAP 3486 C658 CAP 2005 C659 CAP 6A3 C660 CAP 3307 C661 CAP 8A2 C662 CAP 8A7 C663 CAP 2608 C664 CAP 8A7 C665 CAP 8A7 C666 CAP 8A7 C667 CAP 8A7 C668 CAP 3584 C669 CAP 8A4 C670 CAP 8A3 C671 CAP 8A3 C672 CAP 8A3 C673 CAP 8A2 C674 CAP 2804 C675 CAP 8A4</p>		<p>C676 CAP 22A7 C677 CAP 22A7 C678 CAP 22A8 C679 CAP 6A2 C680 CAP 2005 C681 CAP 2005 C682 CAP 2005 C683 CAP 3508 C684 CAP 8A1 C685 CAP 8A8 C686 CAP 8A5 C687 CAP 8A2 C688 CAP 22B7 C689 CAP 22B8 C690 CAP 22B8 C691 CAP 1104 C692 CAP 3481 C693 CAP 3481 C694 CAP 3482 C695 CAP 3481 C696 CAP 3481 C697 CAP 3482 C698 CAP 22B7 C699 CAP 22B8 C700 CAP 1102 C701 CAP 1102 C702 CAP 27A5 C703 CAP 2608 C704 CAP 3588 C705 CAP 1108 C706 CAP 1106 C707 CAP 1104 C708 CAP 3587 C709 CAP 22B1 C710 CAP 2705 C711 CAP 1108 C712 CAP 1106 C713 CAP 22B1 C714 CAP 3202 C715 CAP 3587 C716 CAP 1107 C717 CAP 1106 C718 CAP 29B4 C719 CAP 27A5 C720 CAP 3308 C721 CAP 2201 C722 CAP 3202 C723 CAP 3307 C724 CAP 3308 C725 CAP 27A2 C726 CAP 27A4 C727 CAP 27A5 C728 CAP 2005 C729 CAP 3307 C730 CAP 2608 C731 CAP 3483 C732 CAP 3484 C733 CAP 2005 C734 CAP 2503 C735 CAP 3484 C736 CAP 3202 C737 CAP 3307 C738 CAP 2906 C739 CAP 1803 C740 CAP 2902 C741 CAP 3205 C742 CAP 18B3 C743 CAP 3302 C744 CAP 3581 C745 CAP 2805 C746 CAP 2902 C747 CAP 3582 C748 CAP 18B3 C749 CAP 2804 C750 CAP 3102 C751 CAP 2903 C752 CAP 2904 C753 CAP 3581 C754 CAP 1807 C755 CAP 1805 C756 CAP 1805 C757 CAP 3103 C758 CAP 2806 C759 CAP 3202 C760 CAP 3202 C761 CAP 27A6 C762 CAP 1806 C763 CAP 1805 C764 CAP 27A2 C765 CAP 3204 C766 CAP 3302 C767 CAP 3184 C768 CAP 3184 C769 CAP 2804 C770 CAP 29A3 C771 CAP 3302 C772 CAP 29A3 C773 CAP 3184 C774 CAP 31A5 C775 CAP 2806 C776 CAP 3582 C777 CAP 2306 C778 CAP 2306 C779 CAP 2608 C780 CAP 3302 C781 CAP 31A3 C782 CAP 3184 C783 CAP 2807 C784 CAP 1803 C785 CAP 3202 C786 CAP 3202 C787 CAP 3102 C788 CAP 2304 C789 CAP 2305 C790 CAP 3102 C791 CAP 3005 C792 CAP 33A7 C793 CAP 3302 C794 CAP 30B2 C795 CAP 31A1 C796 CAP 30B3 C797 CAP 3005 C798 CAP 3006 C799 CAP 23B7 C800 CAP 23A7 C801 CAP 23A6 C802 CAP 21A7 C803 CAP 2306 C804 CAP 1202 C805 CAP 1202 C806 CAP 1202 C807 CAP 12A2 C808 CAP 1202 C809 CAP 12A2 C810 CAP 12A2 C811 CAP 12A2 C812 CAP 1202 C813 CAP 12A2 C814 CAP 12A2 C815 CAP 12A2 C816 CAP 12A1 C817 CAP 1201 C818 CAP 12A1 C819 CAP 12A1 C820 CAP 1201 C821 CAP 1201 C822 CAP 12A1 C823 CAP 12A1 C824 CAP 2608 C825 CAP 2608 C826 CAP 2608 C827 CAP 2607 C828 CAP 2607 C829 CAP 2607 C830 CAP 2606 C831 CAP 2606 C832 CAP 2606 C833 CAP 2606 C834 CAP 2604 C835 CAP 2603 C836 CAP 2602 C837 CAP 3404 C838 CAP 3103 C839 CAP 1506 C840 CAP 1506 C841 CAP 1506 C842 CAP 1506 C843 CAP 3105</p>		<p>C844 CAP 2103 C845 CAP 2103 C846 CAP 2102 C847 CAP 2102 C848 CAP 2005 C849 CAP 2102 C850 CAP 2102 C851 CAP 2102 C852 CAP 2101 C853 CAP 2201 C854 CAP 3484 C855 CAP 25A3 C856 CAP 25B2 C857 CAP 3507 C858 CAP 2507 C859 CAP 29B6 C860 CAP 29B4 C861 CAP 2904 C862 CAP 29B3 C863 CAP 2903 C864 CAP 2902 C865 CAP 22B4 C866 CAP 25B6 C867 CAP 2506 C868 CAP 2805 C869 CAP 2904 C870 CAP 29B3 C871 CAP 2903 C872 CAP 2902 C873 CAP 18B1 C874 CAP 25B6 C875 CAP 2506 C876 CAP 16B3 C877 CAP 16B3 C878 CAP 16B3 C879 CAP 16B3 C880 CAP 2005 C881 CAP 22B1 C882 CAP 3305 C883 CAP 3305 C884 CAP 3305 C885 CAP 29B3 C886 CAP 3304 C887 CAP 3304 C888 CAP 3304 C889 CAP 3304 C890 CAP 3304 C891 CAP 3304 C892 CAP 3304 C893 CAP 3304 C894 CAP 3304 C895 CAP 3304 C896 CAP 3304 C897 CAP 3304 C898 CAP 3304 C899 CAP 3304 C900 CAP 3304 C901 CAP 3304 C902 CAP 3304 C903 CAP 3304 C904 CAP 3304 C905 CAP 3304 C906 CAP 3304 C907 CAP 3304 C908 CAP 3304 C909 CAP 3304 C910 CAP 3304 C911 CAP 3304 C912 CAP 3304 C913 CAP 3304 C914 CAP 3304 C915 CAP 3304 C916 CAP 3304 C917 CAP 3304 C918 CAP 3304 C919 CAP 3304 C920 CAP 3304 C921 CAP 3304 C922 CAP 3304 C923 CAP 3304 C924 CAP 3304 C925 CAP 3304 C926 CAP 3304 C927 CAP 3304 C928 CAP 3304 C929 CAP 3304 C930 CAP 3304 C931 CAP 3304 C932 CAP 3304 C933 CAP 3304 C934 CAP 3304 C935 CAP 3304 C936 CAP 3304 C937 CAP 3304 C938 CAP 3304 C939 CAP 3304 C940 CAP 3304 C941 CAP 3304 C942 CAP 3304 C943 CAP 3304 C944 CAP 3304 C945 CAP 3304 C946 CAP 3304 C947 CAP 3304 C948 CAP 3304 C949 CAP 3304 C950 CAP 3304 C951 CAP 3304 C952 CAP 3304 C953 CAP 3304 C954 CAP 3304 C955 CAP 3304 C956 CAP 3304 C957 CAP 3304 C958 CAP 3304 C959 CAP 3304 C960 CAP 3304 C961 CAP 3304 C962 CAP 3304 C963 CAP 3304 C964 CAP 3304 C965 CAP 3304 C966 CAP 3304 C967 CAP 3304 C968 CAP 3304 C969 CAP 3304 C970 CAP 3304 C971 CAP 3304 C972 CAP 3304 C973 CAP 3304 C974 CAP 3304 C975 CAP 3304</p>		<p>C966 CAP 2103 C967 CAP 2103 C968 CAP 2103 C969 CAP 2103 C970 CAP 2103 C971 CAP 2103 C972 CAP 2103 C973 CAP 2103 C974 CAP 2103 C975 CAP 2103 C976 CAP 2103 C977 CAP 2103 C978 CAP 2103 C979 CAP 2103 C980 CAP 2103 C981 CAP 2103 C982 CAP 2103 C983 CAP 2103 C984 CAP 2103 C985 CAP 2103 C986 CAP 2103 C987 CAP 2103 C988 CAP 2103 C989 CAP 2103 C990 CAP 2103 C991 CAP 2103 C992 CAP 2103 C993 CAP 2103 C994 CAP 2103 C995 CAP 2103 C996 CAP 2103 C997 CAP 2103 C998 CAP 2103 C999 CAP 2103 C1000 CAP 2103 C1001 CAP 2103 C1002 CAP 2103 C1003 CAP 2103 C1004 CAP 2103 C1005 CAP 2103 C1006 CAP 2103 C1007 CAP 2103 C1008 CAP 2103 C1009 CAP 2103 C1010 CAP 2103 C1011 CAP 2103 C1012 CAP 2103 C1013 CAP 2103 C1014 CAP 2103 C1015 CAP 2103 C1016 CAP 2103 C1017 CAP 2103 C1018 CAP 2103 C1019 CAP 2103 C1020 CAP 2103 C1021 CAP 2103 C1022 CAP 2103 C1023 CAP 2103 C1024 CAP 2103 C1025 CAP 2103 C1026 CAP 2103 C1027 CAP 2103 C1028 CAP 2103 C1029 CAP 2103 C1030 CAP 2103 C1031 CAP 2103 C1032 CAP 2103 C1033 CAP 2103 C1034 CAP 2103 C1035 CAP 2103 C1036 CAP 2103 C1037 CAP 2103 C1038 CAP 2103 C1039 CAP 2103 C1040 CAP 2103 C1041 CAP 2103 C1042 CAP 2103 C1043 CAP 2103 C1044 CAP 2103 C1045 CAP 2103 C1046 CAP 2103 C1047 CAP 2103 C1048 CAP 2103 C1049 CAP 2103 C1050 CAP 2103 C1051 CAP 2103 C1052 CAP 2103 C1053 CAP 2103 C1054 CAP 2103 C1055 CAP 2103 C1056 CAP 2103 C1057 CAP 2103 C1058 CAP 2103 C1059 CAP 2103 C1060 CAP 2103 C1061 CAP 2103 C1062 CAP 2103 C1063 CAP 2103 C1064 CAP 2103 C1065 CAP 2103 C1066 CAP 2103 C1067 CAP 2103 C1068 CAP 2103 C1069 CAP 2103 C1070 CAP 2103 C1071 CAP 2103 C1072 CAP 2103 C1073 CAP 2103 C1074 CAP 2103 C1075 CAP 2103 C1076 CAP 2103 C1077 CAP 2103 C1078 CAP 2103 C1079 CAP 2103 C1080 CAP 2103 C1081 CAP 2103 C1082 CAP 2103 C1083 CAP 2103 C1084 CAP 2103 C1085 CAP 2103 C1086 CAP 2103 C1087 CAP 2103 C1088 CAP 2103 C1089 CAP 2103 C1090 CAP 2103 C1091 CAP 2103 C1092 CAP 2103 C1093 CAP 2103 C1094 CAP 2103 C1095 CAP 2103 C1096 CAP 2103 C1097 CAP 2103 C1098 CAP 2103 C1099 CAP 2103 C1100 CAP 2103 C1101 CAP 2103 C1102 CAP 2103 C1103 CAP 2103 C1104 CAP 2103 C1105 CAP 2103 C1106 CAP 2103 C1107 CAP 2103 C1108 CAP 2103 C1109 CAP 2103 C1110 CAP 2103 C1111 CAP 2103 C1112 CAP 2103 C1113 CAP 2103 C1114 CAP 2103 C1115 CAP 2103 C1116 CAP 2103 C1117 CAP 2103 C1118 CAP 2103 C1119 CAP 2103 C1120 CAP 2103 C1121 CAP 2103 C1122 CAP 2103 C1123 CAP 2103 C1124 CAP 2103 C1125 CAP 2103 C1126 CAP 2103 C1127 CAP 2103 C1128 CAP 2103 C1129 CAP 2103 C1130 CAP 2103 C1131 CAP 2103 C1132 CAP 2103 C1133 CAP 2103 C1134 CAP 2103 C1135 CAP 2103 C1136 CAP 2103 C1137 CAP 2103 C1138 CAP 2103 C1139 CAP 2103 C1140 CAP 2103 C1141 CAP 2103 C1142 CAP 2103 C1143 CAP 2103 C1144 CAP 2103 C1145 CAP 2103 C1146 CAP 2103 C1147 CAP 2103 C1148 CAP 2103 C1149 CAP 2103 C1150 CAP 2103 C1151 CAP 2103 C1152 CAP 2103 C1153 CAP 2103 C1154 CAP 2103 C1155 CAP 2103 C1156 CAP 2103 C1157 CAP 2103 C1158 CAP 2103 C1159 CAP 2103 C1160 CAP 2</p>					

	8	7	6	5	4	3	2	1
D	R110 RES 9C7 R111 RES 9D7 R112 RES 1447 R113 RES 1504 R114 RES 1508 R115 RES 1988 R116 RES 9B2 R117 RES 9B7 R118 RES 9B7 R119 RES 9C7 R120 RES 9C6 R121 RES 9D7 R122 RES 9A5 R123 RES 1504 R124 RES 2683 R125 RES 13A1 R126 RES 13C8 R127 RES 2104 R128 RES 19A8 R129 RES 9B1 R130 RES 9B2 R131 RES 9B6 R132 RES 9C7 R133 RES 9D6 R134 RES 9D7 R135 RES 13B5 R136 RES 19A8 R137 RES 9B1 R138 RES 9B7 R139 RES 9C7 R140 RES 13C5 R141 RES 13C8 R142 RES 2084 R143 RES 1983 R144 RES 10A7 R145 RES 13B1 R146 RES 13D8 R147 RES 13B1 R148 RES 13B1 R149 RES 21C4 R150 RES 2084 R151 RES 9A4 R152 RES 9A5 R153 RES 10A7 R154 RES 10A6 R155 RES 1988 R156 RES 21D4 R157 RES 20C1 R158 RES 20C1 R159 RES 21B6 R160 RES 21A6 R161 RES 9A4 R162 RES 9A4 R163 RES 21C4 R164 RES 21C4 R165 RES 21C4 R166 RES 21A4 R167 RES 20C4 R168 RES 9A4 R169 RES 13A1 R170 RES 13C4 R171 RES 21A4 R172 RES 21A4 R173 RES 19B2 R174 RES 20C4 R175 RES 9D6 R176 RES 9A5 R177 RES 9A4 R178 RES 9D5 R179 RES 21B4 R180 RES 21A5 R181 RES 13B1 R182 RES 2683 R183 RES 21D7 R184 RES 21B7 R185 RES 19A5 R186 RES 19A6 R187 RES 20C4 R188 RES 10A5 R189 RES 11A4 R190 RES 21A7 R191 RES 19A6 R192 RES 11A6 R193 RES 11A4 R194 RES 1504 R195 RES 21A6 R196 RES 21C6 R197 RES 21A7 R198 RES 20C4 R199 RES 10A4 R200 RES 21B8 R201 RES 20A2 R202 RES 11A6 R203 RES 21C7 R204 RES 21C7 R205 RES 21C7 R206 RES 20A4 R207 RES 1507 R208 RES 21A6 R209 RES 21A7 R210 RES 21A7 R211 RES 21B7 R212 RES 21A8 R213 RES 21A7 R214 RES 21A7 R215 RES 20A1 R216 RES 20A1 R217 RES 20B2 R218 RES 20B2 R219 RES 20B4 R220 RES 20A7 R221 RES 21A6 R222 RES 21B6 R223 RES 21A6 R224 RES 21A6 R225 RES 1506 R226 RES 1506 R227 RES 20B2 R228 RES 21D7 R229 RES 20A4 R230 RES 20A7 R231 RES 1502 R232 RES 21A8 R233 RES 21A8 R234 RES 21B7 R235 RES 21A7 R236 RES 20D1 R237 RES 20D1 R238 RES 21B7 R239 RES 21A7 R240 RES 20B1 R241 RES 20B1 R242 RES 1507 R243 RES 21A7 R244 RES 19A4 R245 RES 19A4 R246 RES 14B7 R247 RES 14B7 R248 RES 14D5 R249 RES 14D5 R250 RES 14A5 R251 RES 14D5 R252 RES 14A4 R253 RES 27A7 R254 RES 27A6 R255 RES 14D5 R256 RES 22B2 R257 RES 14D5 R258 RES 14D5 R259 RES 27C3 R260 RES 14D5 R261 RES 25C1 R262 RES 23D6 R263 RES 27B7 R264 RES 29D6 R265 RES 30A4 R266 RES 22B4 R267 RES 10C3 R268 RES 30A4 R269 RES 30A4 R270 RES 30A3 R271 RES 20B8 R272 RES 22B4 R273 RES 14C5 R274 RES 13A3 R275 RES 20B5 R276 RES 20B5 R277 RES 20B8 R278 RES 27C7	R279 RES 34D7 R280 RES 1A4 R281 RES 20C6 R282 RES 20B8 R283 RES 22C2 R284 RES 20B8 R285 RES 32C3 R286 RES 32A4 R287 RES 27B8 R288 RES 27C7 R289 RES 27B4 R290 RES 27B2 R291 RES 31D7 R292 RES 31D7 R293 RES 31C7 R294 RES 31A4 R295 RES 31A4 R296 RES 33C7 R297 RES 27B4 R298 RES 27B4 R299 RES 18D4 R300 RES 31D6 R301 RES 31C8 R302 RES 31A4 R303 RES 31A4 R304 RES 31C7 R305 RES 27B4 R306 RES 31B6 R307 RES 31B6 R308 RES 31C6 R309 RES 31C6 R310 RES 31C8 R311 RES 27B7 R312 RES 30C3 R313 RES 22A6 R314 RES 32C6 R315 RES 27B4 R316 RES 31C7 R317 RES 34C6 R318 RES 31A6 R319 RES 31A5 R320 RES 22A6 R321 RES 30C5 R322 RES 32C6 R323 RES 27B4 R324 RES 19B8 R325 RES 25D3 R326 RES 27B4 R327 RES 27B4 R328 RES 27B2 R329 RES 21A6 R330 RES 34D7 R331 RES 27D7 R332 RES 13A5 R333 RES 20B6 R334 RES 24B5 R335 RES 31D7 R336 RES 34B4 R337 RES 34D6 R338 RES 20C6 R339 RES 7C4 R340 RES 20C7 R341 RES 7A6 R342 RES 7C6 R343 RES 7D6 R344 RES 7D6 R345 RES 7D6 R346 RES 7D6 R347 RES 7D6 R348 RES 7D6 R349 RES 7D6 R350 RES 7D6 R351 RES 7D6 R352 RES 7C5 R353 RES 7C5 R354 RES 7C5 R355 RES 7C5 R356 RES 7C5 R357 RES 7C7 R358 RES 7C7 R359 RES 7D7 R360 RES 7A6 R361 RES 7A6 R362 RES 7A6 R363 RES 7A6 R364 RES 7C7 R365 RES 23D7 R366 RES 23D7 R367 RES 7C7 R368 RES 7C7 R369 RES 7C7 R370 RES 7C7 R371 RES 7C7 R372 RES 7C7 R373 RES 7C7 R374 RES 7C7 R375 RES 7C7 R376 RES 7C7 R377 RES 7C7 R378 RES 7C7 R379 RES 7C7 R380 RES 7C7 R381 RES 7C7 R382 RES 7C7 R383 RES 7C7 R384 RES 7C7 R385 RES 7C7 R386 RES 7C7 R387 RES 7C7 R388 RES 7C7 R389 RES 7C7 R390 RES 7C7 R391 RES 7C7 R392 RES 7C7 R393 RES 7C7 R394 RES 7C7 R395 RES 7C7 R396 RES 7C7 R397 RES 7C7 R398 RES 7C7 R399 RES 7C7 R400 RES 7C7 R401 RES 7C7 R402 RES 7C7 R403 RES 7C7 R404 RES 7C7 R405 RES 7C7 R406 RES 7C7 R407 RES 7C7 R408 RES 7C7 R409 RES 7C7 R410 RES 7C7 R411 RES 7C7 R412 RES 7C7 R413 RES 7C7 R414 RES 7C7 R415 RES 7C7 R416 RES 7C7 R417 RES 7C7 R418 RES 7C7 R419 RES 7C7 R420 RES 7C7 R421 RES 7C7 R422 RES 7C7 R423 RES 7C7 R424 RES 7C7 R425 RES 7C7 R426 RES 7C7 R427 RES 7C7 R428 RES 7C7 R429 RES 7C7 R430 RES 7C7 R431 RES 7C7 R432 RES 7C7 R433 RES 7C7 R434 RES 7C7 R435 RES 7C7 R436 RES 7C7 R437 RES 7C7 R438 RES 7C7 R439 RES 7C7 R440 RES 7C7 R441 RES 7C7 R442 RES 7C7 R443 RES 7C7 R444 RES 7C7 R445 RES 7C7 R446 RES 7C7	R447 RES 30C1 R448 RES 30C6 R449 RES 30C6 R450 RES 30D8 R451 RES 22C2 R452 RES 33B2 R453 RES 33C2 R454 RES 32A4 R455 RES 31B6 R456 RES 28B8 R457 RES 31B7 R458 RES 31B4 R459 RES 23D5 R460 RES 28C7 R461 RES 28D5 R462 RES 28C5 R463 RES 28C7 R464 RES 31B7 R465 RES 31B4 R466 RES 31B7 R467 RES 31B8 R468 RES 23C1 R469 RES 23D1 R470 RES 23D1 R471 RES 28A4 R472 RES 28B6 R473 RES 31D8 R474 RES 31B7 R475 RES 31B6 R476 RES 31B7 R477 RES 31D8 R478 RES 30D8 R479 RES 30B3 R480 RES 30C1 R481 RES 30D8 R482 RES 28C7 R483 RES 28A4 R484 RES 28C7 R485 RES 29D7 R486 RES 31A7 R487 RES 31A5 R488 RES 31B7 R489 RES 30C7 R490 RES 30C8 R491 RES 30B7 R492 RES 30A3 R493 RES 23D3 R494 RES 33A8 R495 RES 23B3 R496 RES 30B1 R497 RES 30B1 R498 RES 24D2 R499 RES 24D2 R500 RES 23C7 R501 RES 24A4 R502 RES 24A4 R503 RES 24A3 R504 RES 15C1 R505 RES 7C4 R506 RES 7C4 R507 RES 7C4 R508 RES 7D4 R509 RES 7A6 R510 RES 7C6 R511 RES 7D6 R512 RES 7A6 R513 RES 7D6 R514 RES 7D6 R515 RES 7C5 R516 RES 7C4 R517 RES 7C4 R518 RES 7B4 R519 RES 7B4 R520 RES 7C5 R521 RES 7C5 R522 RES 7C5 R523 RES 7C5 R524 RES 7C5 R525 RES 7C7 R526 RES 7A6 R527 RES 7A6 R528 RES 7A6 R529 RES 7A6 R530 RES 7A6 R531 RES 23D7 R532 RES 23D7 R533 RES 23D7 R534 RES 23D7 R535 RES 7C7 R536 RES 7C7 R537 RES 23D6 R538 RES 7C7 R539 RES 25B3 R540 RES 15A5 R541 RES 7C7 R542 RES 25B3 R543 RES 14D5 R544 RES 14C1 R545 RES 35A4 R546 RES 35A4 R547 RES 14D1 R548 RES 14D5 R549 RES 14C1 R550 RES 14C1 R551 RES 35A4 R552 RES 35A4 R553 RES 35A4 R554 RES 35A4 R555 RES 9A7 R556 RES 9A7 R557 RES 9A7 R558 RES 9A7 R559 RES 9A7 R560 RES 9A7 R561 RES 9A7 R562 RES 9A7 R563 RES 9A7 R564 RES 9A7 R565 RES 9A7 R566 RES 9A7 R567 RES 9A7 R568 RES 9A7 R569 RES 9A7 R570 RES 9A7 R571 RES 9A7 R572 RES 9A7 R573 RES 9A7 R574 RES 9A7 R575 RES 9A7 R576 RES 9A7 R577 RES 9A7 R578 RES 9A7 R579 RES 9A7 R580 RES 9A7 R581 RES 9A7 R582 RES 9A7 R583 RES 9A7 R584 RES 9A7 R585 RES 9A7 R586 RES 9A7 R587 RES 9A7 R588 RES 9A7 R589 RES 9A7 R590 RES 9A7 R591 RES 9A7 R592 RES 9A7 R593 RES 9A7 R594 RES 9A7 R595 RES 9A7 R596 RES 9A7 R597 RES 9A7 R598 RES 9A7 R599 RES 9A7 R600 RES 9A7 R601 RES 9A7 R602 RES 9A7 R603 RES 9A7 R604 RES 9A7 R605 RES 9A7 R606 RES 9A7 R607 RES 9A7 R608 RES 9A7 R609 RES 9A7 R610 RES 9A7 R611 RES 9A7 R612 RES 9A7 R613 RES 9A7 R614 RES 9A7	R615 RES 21A4 R616 RES 21C4 R617 RES 8D1 R618 RES 22C6 R619 RES 21A3 R620 RES 21A3 R621 RES 25A5 R622 RES 25A5 R623 RES 25A5 R624 RES 8C8 R625 RES 8C8 R626 RES 31B7 R627 RES 6B3 R628 RES 8B7 R629 RES 25B5 R630 RES 25A5 R631 RES 21C8 R632 RES 28C7 R633 RES 21C8 R634 RES 19A2 R635 RES 19A3 R636 RES 8B7 R637 RES 25B5 R638 RES 25B5 R639 RES 8B2 R640 RES 6B1 R641 RES 8C8 R642 RES 25B5 R643 RES 19A3 R644 RES 6A2 R645 RES 8B8 R646 RES 28B7 R647 RES 19A4 R648 RES 19A4 R649 RES 28A6 R650 RES 28A6 R651 RES 33D7 R652 RES 28C8 R653 RES 29D6 R654 RES 29D7 R655 RES 31A7 R656 RES 29C7 R657 RES 31C1 R658 RES 28A7 R659 RES 28A7 R660 RES 31C1 R661 RES 30C7 R662 RES 18D8 R663 RES 31C6 R664 RES 10A5 R665 RES 31C6 R666 RES 28B4 R667 RES 28A4 R668 RES 29C3 R669 RES 22A5 R670 RES 18D8 R671 RES 22C3 R672 RES 24A3 R673 RES 28A4 R674 RES 28A3 R675 RES 7C4 R676 RES 18D7 R677 RES 31B2 R678 RES 31C4 R679 RES 31A5 R680 RES 31A6 R681 RES 31A6 R682 RES 31B5 R683 RES 31B5 R684 RES 31B3 R685 RES 30D5 R686 RES 30B3 R687 RES 31A3 R688 RES 30C8 R689 RES 23B7 R690 RES 23C5 R691 RES 23B7 R692 RES 23C5 R693 RES 23B5 R694 RES 34D8 R695 RES 7C7 R696 RES 30D1 R697 RES 30B1 R698 RES 30B1 R699 RES 30D1 R700 RES 30C1 R701 RES 15A2 R702 RES 23A7 R703 RES 27D5 R704 RES 7D5 R705 RES 27D4 R706 RES 27D3 R707 RES 7C7 R708 RES 23A4 R709 RES 26A7 R710 RES 7C7 R711 RES 26D7 R712 RES 26C5 R713 RES 14C1 R714 RES 26C4 R715 RES 26C4 R716 RES 26C4 R717 RES 26C4 R718 RES 26B3 R719 RES 15A5 R720 RES 26A4 R721 RES 26A4 R722 RES 26A4 R723 RES 26A4 R724 RES 26B4 R725 RES 26A4 R726 RES 26A4 R727 RES 8C8 R728 RES 26C2 R729 RES 26C2 R730 RES 24D6 R731 RES 34D6 R732 RES 34D6 R733 RES 22C4 R734 RES 34D6 R735 RES 34D6 R736 RES 34D6 R737 RES 34D6 R738 RES 34D6 R739 RES 34D6 R740 RES 34D5 R741 RES 26C8 R742 RES 31D4 R743 RES 31C4 R744 RES 31D4 R745 RES 31D4 R746 RES 31C3 R747 RES 31C3 R748 RES 9C7 R749 RES 21C2 R750 RES 21C2 R751 RES 21C2 R752 RES 21B2 R753 RES 21D1 R754 RES 22C4 R755 RES 22C2 R756 RES 22C1 R757 RES 8C6 R758 RES 21B3 R759 RES 15C7 R760 RES 21C7 R761 RES 25D8 R762 RES 22B3 R763 RES 16A7 R764 RES 16D6 R765 RES 9A7 R766 RES 34D4 R767 RES 34D3 R768 RES 34D4 R769 RES 34D3 R770 RES 10A3 R771 RES 10A3 R772 RES 10A3 R773 RES 10A4 R774 RES 21C4 R775 RES 15B7 R776 RES 15B7 R777 RES 15C7 R778 RES 15B7 R779 RES 15B7 R780 RES 15B7 R781 RES 22C1 R782 RES 15B5 R783 RES 30A4 R784 RES 30A4 R785 RES 15C8	R1399 RES 13C8 R1400 RES 14D1 R1401 RES 16B3 R1402 RES 16B2 R1403 RES 16B1 R1404 RES 19A3 R1405 RES 19B4 R1406 RES 19B4 R1407 RES 20C7 R1408 RES 20D7 R1409 RES 20D7 R1410 RES 20D7 R1411 RES 20D7 R1412 RES 20D7 R1413 RES 20D7 R1414 RES 20D7 R1415 RES 20D7 R1416 RES 20D7 R1417 RES 20D7 R1418 RES 20D7 R1419 RES 20D7 R1420 RES 20D7 R1421 RES 20D7 R1422 RES 20D7 R1423 RES 20D7 R1424 RES 20D7 R1425 RES 20D7 R1426 RES 20D7 R1427 RES 20D7 R1428 RES 20D7 R1429 RES 20D7 R1430 RES 20D7 R1431 RES 20D7 R1432 RES 20D7 R1433 RES 20D7 R1434 RES 20D7 R1435 RES 20D7 R1436 RES 20D7 R1437 RES 20D7 R1438 RES 20D7 R1439 RES 20D7 R1440 RES 20D7 R1441 RES 20D7 R1442 RES 20D7 R1443 RES 20D7 R1444 RES 20D7 R1445 RES 20D7 R1446 RES 20D7 R1447 RES 20D7 R1448 RES 20D7 R1449 RES 20D7 R1450 RES 20D7 R1451 RES 20D7 R1452 RES 20D7 R1453 RES 20D7 R1454 RES 20D7 R1455 RES 20D7 R1456 RES 20D7 R1457 RES 20D7 R1458 RES 20D7 R1459 RES 20D7 R1460 RES 20D7 R1461 RES 20D7 R1462 RES 20D7 R1463 RES 20D7 R1464 RES 20D7 R1465 RES 20D7 R1466 RES 20D7 R1467 RES 20D7 R1468 RES 20D7 R1469 RES 20D7 R1470 RES 20D7 R1471 RES 20D7 R1472 RES 20D7 R1473 RES 20D7 R1474 RES 20D7 R1475 RES 20D7 R1476 RES 20D7 R1477 RES 20D7 R1478 RES 20D7 R1479 RES 20D7 R1480 RES 20D7 R1481 RES 20D7 R1482 RES 20D7 R1483 RES 20D7 R1484 RES 20D7 R1485 RES 20D7 R1486 RES 20D7 R1487 RES 20D7 R1488 RES 20D7 R1489 RES 20D7 R1490 RES 20D7 R1491 RES 20D7 R1492 RES 20D7 R1493 RES 20D7 R1494 RES 20D7 R1495 RES 20D7 R1496 RES 20D7 R1497 RES 20D7 R1498 RES 20D7 R1499 RES 20D7 R1500 RES 20D7 R1501 RES 20D7 R1502 RES 20D7 R1503 RES 20D7 R1504 RES 20D7 R1505 RES 20D7 R1506 RES 20D7 R1507 RES 20D7 R1508 RES 20D7 R1509 RES 20D7 R1510 RES 20D7 R1511 RES 20D7 R1512 RES 20D7 R1513 RES 20D7 R1514 RES 20D7 R1515 RES 20D7 R1516 RES 20D7 R1517 RES 20D7 R1518 RES 20D7 R1519 RES 20D7 R1520 RES 20D7 R1521 RES 20D7 R1522 RES 20D7 R1523 RES 20D7 R1524 RES 20D7 R1525 RES 20D7 R1526 RES 20D7 R1527 RES 20D7 R1528 RES 20D7 R1529 RES 20D7 R1530 RES 20D7 R1531 RES 20D7 R1532 RES 20D7 R1533 RES 20D7 R1534 RES 20D7 R1535 RES 20D7 R1536 RES 20D7 R1537 RES 20D7 R1538 RES 20D7 R1539 RES 20D7 R1540 RES 20D7 R1541 RES 20D7 R1542 RES 20D7 R1543 RES 20D7 R1544 RES 20D7 R1545 RES 20D7 R1546 RES 20D7 R1547 RES 20D7 R1548 RES 20D7 R1549 RES 20D7 R1550 RES 20D7 R1551 RES 20D7 R1552 RES 20D7 R1553 RES 20D7 R1554 RES 20D7 R1555 RES 20D7 R1556 RES 20D7 R1557 RES 20D7 R1558 RES 20D7 R1559 RES 20D7 R1560 RES 20D7 R1561 RES 20D7 R1562 RES 20D7 R1563 RES 20D7 R1564 RES 20D7 R1565 RES 20D7 R1566 RES 20D7 R1567 RES 20D7 R1568 RES 20D7 R1569 RES 20D7 R1570 RES 20D7 R1571 RES 20D7 R1572 RES 20D7 R1573 RES 20D7 R1574 RES 20D7 R1575 RES 20D7 R1576 RES 20D7 R1577 RES 20D7 R1578 RES 20D7 R1579 RES 20D7 R1580 RES 20D7 R1581 RES 20D7 R1582 RES 20D7 R1583 RES 20D7 R1584 RES 20D7 R1585 RES 20D7 R1586 RES 20D7 R1587 RES 20D7 R1588 RES 20D7 R1589 RES 20D7 R1590 RES 20D7 R1591 RES 20D7 R1592 RES 20D7 R1593 RES 20D7 R1594 RES 20D7 R1595 RES 20D7 R1596 RES 20D7 R1597 RES 20D7 R1598 RES 20D7 R1599 RES 20D7 R1600 RES 20D7 R1601 RES 20D7 R1602 RES 20D7 R1603 RES 20D7 R1604 RES 20D7 R1605 RES 20D7 R1606 RES 20D7 R1607 RES 20D7 R1608 RES 20D7 R1609 RES 20D7 R1610 RES 20D7 R1611 RES 20D7 R1612 RES 20D7 R1613 RES 20D7 R1614 RES 20D7 R1615 RES 20D7 R1616 RES 20D7 R1617 RES 20D7 R1618 RES 20D7 R1619 RES 20D7 R1620 RES 20D7 R1621 RES 20D7 R1622 RES 20D7 R1623 RES 20D7 R1624 RES 20D7 R1625 RES 20D7 R1626 RES 20D7 R1627 RES 20D7 R1628 RES 20D7 R1629 RES 20D7 R1630 RES 20D7 R1631 RES 20D7 R1632 RES 20D7 R1633 RES 20D7 R1634 RES 20D7 R1635 RES 20D7 R1636 RES 20D7 R1637 RES 20D7 R1638 RES 20D7 R1639 RES 20D7 R1640 RES 20D7 R1641 RES 20D7 R1642 RES 20D7 R1643 RES 20D7 R1644 RES 20D7 R1645 RES 20D7 R1646 RES 20D7 R1647 RES 20D7 R1648 RES 20D7 R1649 RES 20D7 R1650 RES 20D7 R1651 RES 20D7 R1652 RES 20D7 R1653 RES 20D7 R1654 RES 20D7 R1655 RES 20D7 R1656 RES 20D7 R1657 RES 20D7 R1658 RES 20D7 R1659 RES 20D7 R1660 RES 20D7 R1661 RES 20D7 R1662 RES 20D7 R1663 RES 20D7 R1664 RES 20D7 R1665 RES 20D7 R1666 RES 20D7 R1667 RES 20D7 R1668 RES 20D7 R1669 RES 20D7 R1670 RES 20D7 R1671 RES 20D7 R1672 RES 20D7 R1673 RES 20D7 R1674 RES 20D7 R1675 RES 20D7 R1676 RES 20D7 R1677 RES 20D7 R1678 RES 20D7 R1679 RES 20D7 R1680 RES 20D7 R1681 RES 20D7 R1682 RES 20D7 R1683 RES 20D7 R1684 RES 20D7 R1685 RES 20D7 R1686 RES 20D7 R1687 RES 20D7 R1688 RES 20D7 R1689 RES 20D7 R1690 RES 20D7 R1691 RES 20D7 R1692 RES 20D7 R1693 RES 20D7 R1694 RES 20D7 R1695 RES 20D7 R1696 RES 20D7 R1697 RES 20D7 R1698 RES 20D7 R1699 RES 20D7 R1700 RES 20D7 R1701 RES 20D7 R1702 RES 20D7 R1703 RES 20D7 R1704 RES 20D7 R1705 RES 20D7 R1706 RES 20D7 R1707 RES 20D7 R1708 RES 20D7 R1709 RES 20D7 R1710 RES 20D7 R1711 RES 20D7 R1712 RES 20D7 R1713 RES 20D7 R1714 RES 20D7 R1715 RES 20D7 R1716 RES 20D7 R1717 RES 20D7 R1718 RES 20D7 R1719 RES 20D7 R1720 RES 20D7 R1721 RES 20D7 R1722 RES 20D7 R1723 RES 20D7 R1724 RES 20D7 R1725 RES 20D7 R1726 RES 20D7 R1727 RES 20D7 R1728 RES 20D7 R1729 RES 20D7 R1730 RES 20D7 R1731 RES 20D7 R1732 RES 20D7 R1733 RES 20D7 R1734 RES 20D7 R1735 RES 20D7 R1736 RES 20			