

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		B		305003	PRODUCTION RELEASED	DATE	DATE
						12/01/03	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447 MAXBUS INTERFACE
6	MPC7447 DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M10 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M10 LVDS/TMDS/GPIO & GPU VCORE
21	M10 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15


Thu Nov 20 18:22:29 2003

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6537	1	SCHEM,MLB,PB15	SCH1	
820-1577	1	PCBF,MLB,PB15	PCB1	
065-4722	1	CMNPRT,MLB,PB15	DMS1	DMS630-4874&DMS630-4875
065-4723	1	SELPRT,MLB,PB15,BTR	DMS2	DMS630-4874
065-4725	1	SELPRT,MLB,PB15,BST	DMS3	DMS630-4875

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____	DRAPTR	/	DESIGN CK	/
X.XX :	_____	ENG APPD	/	MFG APPD	/
X.XXX :	_____	QA APPD	/	DESIGNER	/
ANGLES :	_____	RELEASE	/	SCALE	NONE
DO NOT SCALE DRAWING		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE	D
 THIRD ANGLE PROJECTION		DRAWING NUMBER		051-6537	REV. B
				SHT 1 OF 44	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHEET		OF
NONE	2		44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	3 OF 44


PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION




BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS




I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT		OF
NONE	4		44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782836	1	IC, APOLLO7, 1.11, 1.25GHZ, 1.335V, 34GB	U56	CRITICAL	CPU_BST
33782837	1	IC, APOLLO7, 1.11, 1.0GHZ, 1.235V, 34GB	U56	CRITICAL	CPU_BTR

OMIT
U56
800MHZ
APOLLO_MPC7445_360
BGA
 (1 OF 3)
MPC7447

PAGE (PG 32)

- 36 # CPU_BR_L D2 BR*
- 36 # CPU_BG_L M1 BG*
- 36 # CPU_TS_L NC TS*
- 6 # CPU_PULLDOWN E11 A0
- A1
- A2
- A3
- 36 # CPU_ADDR<0> F10 A4
- 36 # CPU_ADDR<1> L2 A5
- 36 # CPU_ADDR<2> D11 A6
- 36 # CPU_ADDR<3> D1 A7
- 36 # CPU_ADDR<4> C10 A8
- 36 # CPU_ADDR<5> G2 A9
- 36 # CPU_ADDR<6> D12 A10
- 36 # CPU_ADDR<7> L3 A11
- 36 # CPU_ADDR<8> G4 A12
- 36 # CPU_ADDR<9> T2 A13
- 36 # CPU_ADDR<10> F4 A14
- 36 # CPU_ADDR<11> V1 A15
- 36 # CPU_ADDR<12> J4 A16
- 36 # CPU_ADDR<13> R2 A17
- 36 # CPU_ADDR<14> K5 A18
- 36 # CPU_ADDR<15> W2 A19
- 36 # CPU_ADDR<16> J2 A20
- 36 # CPU_ADDR<17> K4 A21
- 36 # CPU_ADDR<18> N4 A22
- 36 # CPU_ADDR<19> J3 A23
- 36 # CPU_ADDR<20> M5 A24
- 36 # CPU_ADDR<21> P5 A25
- 36 # CPU_ADDR<22> N3 A26
- 36 # CPU_ADDR<23> T1 A27
- 36 # CPU_ADDR<24> V2 A28
- 36 # CPU_ADDR<25> U1 A29
- 36 # CPU_ADDR<26> N5 A30
- 36 # CPU_ADDR<27> W1 A31
- 36 # CPU_ADDR<28> B12 A32
- 36 # CPU_ADDR<29> C4 A33
- 36 # CPU_ADDR<30> G10 A34
- 36 # CPU_ADDR<31> B11 A35
- NC C1 AP0
- NC E3 AP1
- NC H6 AP2
- NC F5 AP3
- NC G7 AP4
- 36 # CPU_TT<0> E5 TT0
- 36 # CPU_TT<1> E6 TT1
- 36 # CPU_TT<2> F6 TT2
- 36 # CPU_TT<3> E9 TT3
- 36 # CPU_TT<4> C5 TT4
- 36 # CPU_TBST_L F11 TBST*
- 36 # CPU_TSIZ<0> G6 TSIZ0
- 36 # CPU_TSIZ<1> E7 TSIZ1
- 36 # CPU_TSIZ<2> E7 TSIZ2
- 36 # CPU_GBL_L E2 GBL*
- 36 # CPU_WT_L D1 WT*
- 36 # CPU_CI_L J1 CI*
- 36 # CPU_AACK_L R1 AACK*
- 36 # CPU_ARTRY_L N2 ARTRY*
- 36 # CPU_SHD0_L E4 SHD0*
- 36 # CPU_SHD1_L H5 SHD1*
- 36 # CPU_HIT_L B2 HIT*

MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6537	REV.: B
	SCALE: NONE	SHEET: 5 OF 44	

8

7

6

5

4

3

2

1

D

C

B



A

D



C

B

A



BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	OF
		6	44

CPU PLL CONFIG CIRCUITRY




CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 ABCD	0123 HEX
0.0X	PLL OFF		0 1111	0F
1.0X	PLL BYPASS		0 0011	03
2.0X	333	267	0 0100	04
3.0X	500	400	0 1000	08
4.0X	667	533	0 1010	0A
5.0X	833	667	0 1011	0B
5.5X	917	733	0 1001	09
6.0X	1000	800	0 1101	0D
6.5X	1083	867	0 0101	05
7.0X	1167	933	0 0010	02
7.5X	1250	1000	0 0001	01
8.0X	1333	1067	0 1100	0C
8.5X	1417	1133	0 0110	06
9.0X	1500	1200	1 0111	17
9.5X	1583	1267	0 0111	07
10.0X	1667	1333	1 1010	1A
10.5X	1750	1400	1 1000	18
11.0X	1833	1467	1 1001	19
11.5X	1917	1533	0 0000	00
12.0X	2000	1600	1 1011	1B
12.5X	2083	1667	1 1111	1F
13.0X	2167	1733	1 0101	15
13.5X	2250	1800	0 1110	0E
14.0X	2333	1867	1 1100	1C
15.0X	2500	2000	1 0001	11
16.0X	2667	2133	1 1101	1D
17.0X	2833	2267	1 0000	10
18.0X	3000	2400	1 0010	12
20.0X	3333	2667	1 0011	13
21.0X	3500	2800	1 0100	14
24.0X	4000	3200	1 0110	16
28.0X	4667	3733	1 1110	1E


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

BUSTYPE SELECT



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	7 OF 44


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELDPT1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE


MAXBUS PULL-UPS




INTREPID BOOT STRAPS




BIT 32 TO 39




BIT 40 TO 47



BIT 48 TO 55



BIT 56 TO 63




Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT	OF	
NONE	8	44	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT	10 OF 44	
NONE			



NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"
LOWER SLOT
FACTORY SLOT

SLOT "B"
UPPER SLOT
CUSTOMER SLOT

DDR VREF
ONE 0.1uF PER SLOT

DDR BYPASS
SLOT "A"

SLOT "B"

DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6537	REV. B
	SCALE NONE	SHEET 11 OF 44	

USB PORT ASSIGNMENTS


PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6537	B
SCALE	SHT	OF
NONE	14	44

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780004	19780035	ALTERNATE	Y2	Alt. for Sward Part

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG






Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	NONE	051-6537	B
SCALE		SHT	OF
NONE		15	44



Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHEET	OF	
NONE	16	44	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	ALTERNATE	Y1	Alt. for Sward Part

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	17 OF 44

SIL1162 DVI-Compliant Transmitter

Ext. TMD5 source termination




M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0318	197S0048	ALTERNATE	G1	Alt. for Siward Part

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	19 OF 44



Int.TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CNF LINE SHOULD BE ROUTED AS ANIL SURFACE
 M10-CUT BETWEEN CAPS
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS


CRITICAL U47


RAGE MOBILITY
 M10-CSP64
 64MB-SOPGGL
 BGA
 (5 OF 6)

ROMCSB	AE5	NC	ZV_LCDDATA1	AJ75
AK28	22	GPU_R	ZV_LCDDATA2	AK5
AK27	22	GPU_G	ZV_LCDDATA3	AG6
AK26	22	GPU_B	ZV_LCDDATA4	AH6
VSXNC	AG27	ATI_VSYNC	ZV_LCDDATA5	AJ6
V2SYNC	AG25	NC	ZV_LCDDATA6	AK7
HSYNC	AG26	ATI_HSYNC	ZV_LCDDATA7	AH7
H2SYNC	AG24	NC	ZV_LCDDATA8	AJ7
RSET	AK25	ATI_RSET	ZV_LCDDATA9	AK7
R2SET	AJ24	ATI_R2SET	ZV_LCDDATA10	AG8
Y_C	AK23	22	ZV_LCDDATA11	AH8
C_R	AK24	22	ZV_LCDDATA12	AJ8
COMP_B	AK22	21	ZV_LCDDATA13	AG9
DIGON	AE13	22	ZV_LCDDATA14	AH9
BLON	AF13	22	ZV_LCDDATA15	AK9
HPDI	AF11	GPU_HPDI	ZV_LCDDATA16	AJ9
AUXWIN	AJ27	AUXWIN_PU	ZV_LCDDATA17	AK9
DDC1DATA	AH28	GPU_DVI_DDC_DATA	ZV_LCDDATA18	AG10
DDC1CLK	AH27	GPU_DVI_DDC_CLK	ZV_LCDDATA19	AJ10
DDC2DATA	AF12	LVDS_DDC_DATA	ZV_LCDDATA20	AG10
DDC2CLK	AF12	LVDS_DDC_CLK	ZV_LCDDATA21	AH10
DDC3DATA	AH26	SI_I2S_DATA	ZV_LCDDATA22	AG11
DDC3CLK	AH25	SI_I2S_CLK	ZV_LCDDATA23	AH11
TXOUT_U0N	AH18	LVDS_U0N	GPIO0	AJ4
TXOUT_U0P	AG18	LVDS_U0P	GPIO1	AK2
TXOUT_U1N	AH19	LVDS_U1N	GPIO2	AK1
TXOUT_U1P	AG19	LVDS_U1P	GPIO3	AH3
TXOUT_U2N	AH20	LVDS_U2N	GPIO4	AH2
TXOUT_U2P	AG20	LVDS_U2P	GPIO5	AJ1
TXOUT_U3N	AH22	LVDS_U3N_TP (NO ICT TEST)	GPIO6	AF4
TXOUT_U3P	AG22	LVDS_U3P_TP (NO ICT TEST)	GPIO7	AH1
TXCLK_UN	AG21	CLKLVDS_UN	GPIO8	AG3
TXCLK_UP	AK21	CLKLVDS_UP	GPIO9	AF3
TXOUT_L0N	AK16	LVDS_L0N	GPIO10	AG2
TXOUT_L0P	AJ16	LVDS_L0P	GPIO11	AF2
TXOUT_L1N	AK17	LVDS_L1N	GPIO12	AG1
TXOUT_L1P	AJ17	LVDS_L1P	GPIO13	AF1
TXOUT_L2N	AK18	LVDS_L2N	GPIO14	AE2
TXOUT_L2P	AJ18	LVDS_L2P	GPIO15	ME1
TXOUT_L3N	AK20	LVDS_L3N_TP (NO ICT TEST)	GPIO16	AJ13
TXOUT_L3P	AJ20	LVDS_L3P_TP (NO ICT TEST)	TX0M	AJ13
TXCLK_LN	AK19	CLKLVDS_LN	TX0P	AK13
TXCLK_LP	AJ19	CLKLVDS_LP	TX1M	AK14
SSOUT	AJ25	NC	TX1P	AK14
VSS	A20	VSS	TX2M	AJ15
VSS	B20	VSS	TX2P	AK15
VSS	B21	VSS	TXCM	AJ12
VSS	A24	VSS	TXCP	AK12
XTALIN	AJ29	NC	XTALIN	AJ29
XTALOUT	AJ30	NC	XTALOUT	AJ30
TESTEN	AH24	ATI_TESTEN	TESTEN	AH24
SSIN	AJ26	NC	SSIN	AJ26

GPU VCORE - 1.2V

(PUT ALL CAPS BELOW ATI ASIC)





M10 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6537	B
SCALE	SHT	21 OF 44
NONE		

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

EXTERNAL VIDEO (DVI) INTERFACE



Power key detect path when system is shutdown or asleep... DDC_CLK is isolated from NV17M DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V will be driven into DDC_CLK. Since host rails will be low, TP0610 will turn on, driving SOFT_PWR_ON_L low. As host rails rise, TP0610 will turn off, and will remote device path into DDC_CLK. Isolation will be disabled as well.

Power key detect path when system is running. HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to 5V. COMPARATOR ENABLED BY NV17MAP GPIO.

100K pull-ups are for no-panel case (development). Panel has 2K pull-ups.

VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6537	B
SCALE	SHT	
NONE	22	44


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS




SLEEP LED




TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS



KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6537	B
SCALE		SHT	OF
NONE		23	44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP


IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

INTERNAL I/O CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT	24 OF 44	
NONE			


LEFT I/O & AUDIO BOARD (LIO)




USB MODEM/SOFT MODEM



RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE

FAN CONTROLLER



CPU FAN

GPU FAN



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	25 OF 44

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY


All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs




Sandwich each RJ54 pair between chassis grounds



PLACE ALL SERIES RES CLOSE TO PHY



PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)



CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. D 051-6537 B

SCALE: NONE SHEET: 26 OF 44



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	ALTERNATE	G2	Alt. for Sward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6537	B
		SHT	OF
		27	44


PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33




CLEAR OUT ALL PLANES UNDER TRANSFORMERS

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	OF
		28	44



UNDERVOLTAGE RESET CIRCUIT

PMU KEYBOARD RESET CIRCUIT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041	ALTERNATE	Y4	Alt. for Sward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. B


D 051-6537

SCALE: NONE SHT: 29 OF 44


DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)


CRITICAL
J27
87438-0433
M-RT-SM




DC INRUSH LIMITER




BACKFEED PROTECTION



+PBUS CURRENT LIMIT



BATTERY SWITCH-OVER CIRCUIT




SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES


SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE




BATTERY CONNECTOR

CRITICAL
J26
87438-0833
M-RT-SM



BATTERY CHARGER

CRITICAL
Q70
IRP7805
SM




$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$
For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN
 $I_{CHG} = (0.2048 / R_{62}) \times (V_{ICTL} / V_{REFIN})$

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6537	B
SCALE	SHT	OF
NONE	30	44



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY



BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	31 44

3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE



3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT	OF	
NONE		32	44

1.5V/2.5V SWITCHER

+1.5V_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE

+1.5V_MAIN LOADS

- 1) INTREPID CORE


+2.5V_MAIN LOADS

- 1) MAP31 - FBCORE/PBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES

M10 Power Shut down Sequencing

+2.5V_SLEEP LOADS

- 1) FBCORE/PBIO IF USING D3COLD



1.8V SWITCHER

+1.8V_MAIN LOADS

- 1) INTREPID PLLS

+1.8V_SLEEP LOADS

- 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	SHT	44	
NONE		34	

		8	7	6	5	4	3	2	1
DIGITAL SIGNALS	GROUP 0	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
	GROUP 1	MEM_DATA<7..0>	L:S:1602:1700	7	500	(200)			167.0 MHz
DIGITAL SIGNALS	GROUP 2	MEM_DATA<15..8>	L:S:1344:1660	7	500	(200)			167.0 MHz
	GROUP 3	MEM_DATA<23..16>	L:S:1435:1500	7	500	(200)			167.0 MHz
DIGITAL SIGNALS	GROUP 4	MEM_DATA<31..24>	L:S:1700:2165	7	500	(200)			167.0 MHz
	GROUP 5	MEM_DATA<39..32>	L:S:1404:1686	7	500	(200)			167.0 MHz
DIGITAL SIGNALS	GROUP 6	MEM_DATA<47..40>	L:S:1719:1893	7	500	(200)			167.0 MHz
	GROUP 7	MEM_DATA<55..48>	L:S:1204:1357	7	500	(200)			167.0 MHz
DIGITAL SIGNALS	GROUP 8	MEM_DATA<63..56>	L:S:1903:2000	7	500	(200)			167.0 MHz
	GROUP 9	MEM_DATA<71..64>	L:S:1611:1696	7	500	(200)			167.0 MHz
DIGITAL SIGNALS	GROUP 10	MEM_DATA<79..72>	L:S:1809:1887	7	500	(200)			167.0 MHz
	GROUP 11	MEM_DATA<87..80>	L:S:1500	4	500	(200)			83 MHz
DIGITAL SIGNALS	GROUP 12	MEM_DATA<95..88>	L:S:2000:3000	10	500	(200)			
	GROUP 13	MEM_DATA<103..96>	L:S:1500	4	500	(200)			
DIGITAL SIGNALS	GROUP 14	MEM_DATA<111..104>	L:S:2500:3200	7	500	(200)			
	GROUP 15	MEM_DATA<119..112>	L:S:1500	4	500	(200)			
DIGITAL SIGNALS	GROUP 16	MEM_DATA<127..120>	L:S:2500:3200	7	500	(200)			
	GROUP 17	MEM_DATA<135..128>	L:S:1500	4	500	(200)			
DIGITAL SIGNALS	GROUP 18	MEM_DATA<143..136>	L:S:2000:3100	8	500	(200)			
	GROUP 19	MEM_DATA<151..144>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 20	MEM_DATA<159..152>	L:S:1700:3000	8	500	(200)			
	GROUP 21	MEM_DATA<167..160>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 22	MEM_DATA<175..168>	L:S:1700:3000	8	500	(200)			
	GROUP 23	MEM_DATA<183..176>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 24	MEM_DATA<191..184>	L:S:1700:3000	8	500	(200)			
	GROUP 25	MEM_DATA<199..192>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 26	MEM_DATA<207..200>	L:S:1700:3000	8	500	(200)			
	GROUP 27	MEM_DATA<215..208>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 28	MEM_DATA<223..216>	L:S:1700:3000	8	500	(200)			
	GROUP 29	MEM_DATA<231..224>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 30	MEM_DATA<239..232>	L:S:1700:3000	8	500	(200)			
	GROUP 31	MEM_DATA<247..240>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 32	MEM_DATA<255..248>	L:S:1700:3000	8	500	(200)			
	GROUP 33	MEM_DATA<263..256>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 34	MEM_DATA<271..264>	L:S:1700:3000	8	500	(200)			
	GROUP 35	MEM_DATA<279..272>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 36	MEM_DATA<287..280>	L:S:1700:3000	8	500	(200)			
	GROUP 37	MEM_DATA<295..288>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 38	MEM_DATA<303..296>	L:S:1700:3000	8	500	(200)			
	GROUP 39	MEM_DATA<311..304>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 40	MEM_DATA<319..312>	L:S:1700:3000	8	500	(200)			
	GROUP 41	MEM_DATA<327..320>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 42	MEM_DATA<335..328>	L:S:1700:3000	8	500	(200)			
	GROUP 43	MEM_DATA<343..336>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 44	MEM_DATA<351..344>	L:S:1700:3000	8	500	(200)			
	GROUP 45	MEM_DATA<359..352>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 46	MEM_DATA<367..360>	L:S:1700:3000	8	500	(200)			
	GROUP 47	MEM_DATA<375..368>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 48	MEM_DATA<383..376>	L:S:1700:3000	8	500	(200)			
	GROUP 49	MEM_DATA<391..384>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 50	MEM_DATA<399..392>	L:S:1700:3000	8	500	(200)			
	GROUP 51	MEM_DATA<407..400>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 52	MEM_DATA<415..408>	L:S:1700:3000	8	500	(200)			
	GROUP 53	MEM_DATA<423..416>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 54	MEM_DATA<431..424>	L:S:1700:3000	8	500	(200)			
	GROUP 55	MEM_DATA<439..432>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 56	MEM_DATA<447..440>	L:S:1700:3000	8	500	(200)			
	GROUP 57	MEM_DATA<455..448>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 58	MEM_DATA<463..456>	L:S:1700:3000	8	500	(200)			
	GROUP 59	MEM_DATA<471..464>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 60	MEM_DATA<479..472>	L:S:1700:3000	8	500	(200)			
	GROUP 61	MEM_DATA<487..480>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 62	MEM_DATA<495..488>	L:S:1700:3000	8	500	(200)			
	GROUP 63	MEM_DATA<503..496>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 64	MEM_DATA<511..504>	L:S:1700:3000	8	500	(200)			
	GROUP 65	MEM_DATA<519..512>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 66	MEM_DATA<527..520>	L:S:1700:3000	8	500	(200)			
	GROUP 67	MEM_DATA<535..528>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 68	MEM_DATA<543..536>	L:S:1700:3000	8	500	(200)			
	GROUP 69	MEM_DATA<551..544>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 70	MEM_DATA<559..552>	L:S:1700:3000	8	500	(200)			
	GROUP 71	MEM_DATA<567..560>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 72	MEM_DATA<575..568>	L:S:1700:3000	8	500	(200)			
	GROUP 73	MEM_DATA<583..576>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 74	MEM_DATA<591..584>	L:S:1700:3000	8	500	(200)			
	GROUP 75	MEM_DATA<599..592>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 76	MEM_DATA<607..600>	L:S:1700:3000	8	500	(200)			
	GROUP 77	MEM_DATA<615..608>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 78	MEM_DATA<623..616>	L:S:1700:3000	8	500	(200)			
	GROUP 79	MEM_DATA<631..624>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 80	MEM_DATA<639..632>	L:S:1700:3000	8	500	(200)			
	GROUP 81	MEM_DATA<647..640>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 82	MEM_DATA<655..648>	L:S:1700:3000	8	500	(200)			
	GROUP 83	MEM_DATA<663..656>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 84	MEM_DATA<671..664>	L:S:1700:3000	8	500	(200)			
	GROUP 85	MEM_DATA<679..672>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 86	MEM_DATA<687..680>	L:S:1700:3000	8	500	(200)			
	GROUP 87	MEM_DATA<695..688>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 88	MEM_DATA<703..696>	L:S:1700:3000	8	500	(200)			
	GROUP 89	MEM_DATA<711..704>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 90	MEM_DATA<719..712>	L:S:1700:3000	8	500	(200)			
	GROUP 91	MEM_DATA<727..720>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 92	MEM_DATA<735..728>	L:S:1700:3000	8	500	(200)			
	GROUP 93	MEM_DATA<743..736>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 94	MEM_DATA<751..744>	L:S:1700:3000	8	500	(200)			
	GROUP 95	MEM_DATA<759..752>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 96	MEM_DATA<767..760>	L:S:1700:3000	8	500	(200)			
	GROUP 97	MEM_DATA<775..768>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 98	MEM_DATA<783..776>	L:S:1700:3000	8	500	(200)			
	GROUP 99	MEM_DATA<791..784>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 100	MEM_DATA<799..792>	L:S:1700:3000	8	500	(200)			
	GROUP 101	MEM_DATA<807..800>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 102	MEM_DATA<815..808>	L:S:1700:3000	8	500	(200)			
	GROUP 103	MEM_DATA<823..816>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 104	MEM_DATA<831..824>	L:S:1700:3000	8	500	(200)			
	GROUP 105	MEM_DATA<839..832>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 106	MEM_DATA<847..840>	L:S:1700:3000	8	500	(200)			
	GROUP 107	MEM_DATA<855..848>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 108	MEM_DATA<863..856>	L:S:1700:3000	8	500	(200)			
	GROUP 109	MEM_DATA<871..864>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 110	MEM_DATA<879..872>	L:S:1700:3000	8	500	(200)			
	GROUP 111	MEM_DATA<887..880>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 112	MEM_DATA<895..888>	L:S:1700:3000	8	500	(200)			
	GROUP 113	MEM_DATA<903..896>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 114	MEM_DATA<911..904>	L:S:1700:3000	8	500	(200)			
	GROUP 115	MEM_DATA<919..912>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 116	MEM_DATA<927..920>	L:S:1700:3000	8	500	(200)			
	GROUP 117	MEM_DATA<935..928>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 118	MEM_DATA<943..936>	L:S:1700:3000	8	500	(200)			
	GROUP 119	MEM_DATA<951..944>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 120	MEM_DATA<959..952>	L:S:1700:3000	8	500	(200)			
	GROUP 121	MEM_DATA<967..960>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS	GROUP 122	MEM_DATA<975..968>	L:S:1700:3000	8	500	(200)			
	GROUP 123	MEM_DATA<983..976>	L:S:1700:3000	8	500	(200)			
DIGITAL SIGNALS									

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_BACK_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
	CPU_ARTRY_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_BG_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_BK_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_CT_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ
	CPU_DBG_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
	CPU_DRDY_L	L:S:1500 MTL:3200 MIL	7		(250)			
	CPU_GBL_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_HIT_L	L:S:1500 MTL:2800 MIL	7		(250)			
	CPU_OACK_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_QREQ_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_TA_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_TBST_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_TEA_L	L:S:1500 MTL:3000 MIL	7		(250)			
	CPU_TS_L	L:S:1500 MTL:2700 MIL	7		(250)			
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
	CPU_WT_L	L:S:1500 MTL:3100 MIL	7		(250)			

PRIORITY: 4
 PRIMARY LAYERS: 9
 SECONDARY LAYERS: 4,7
 GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

EXT. TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
GPU_TMDS_CLKN	GPU_CLKTMDS	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	5	19 20	
GPU_TMDS_CLKP	GPU_CLKTMDS	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	5	19 20	
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPU_TMDS:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	8	19 20	

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
SI_TMDS_CLKN	SI_CLKTMDS	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	5	19	
SI_TMDS_CLKP	SI_CLKTMDS	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	5	19	
SI_TMDS_DN<0>	SI_TMDS_D0	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	
SI_TMDS_DP<0>	SI_TMDS_D0	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	
SI_TMDS_DN<1>	SI_TMDS_D1	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	
SI_TMDS_DP<1>	SI_TMDS_D1	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	
SI_TMDS_DN<2>	SI_TMDS_D2	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	
SI_TMDS_DP<2>	SI_TMDS_D2	SI_TMDS:G:L:S:0 MTL:50 MIL		100 OHM SPACING	8	19	

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
ATI_DVOD<11..0>	ATTIDVOD:G:L:S:0 MTL:50 MIL	6	610			19 20	
ATI_DVOD_DE	ATTIDVOD:G:L:S:0 MTL:50 MIL	6	610.0000			19 20	
ATI_DVO_HSYNC	ATTIDVOD:G:L:S:0 MTL:50 MIL	6	610.0000			19 20	
ATI_DVO_VSYNC	ATTIDVOD:G:L:S:0 MTL:50 MIL	6	610.0000			19 20	165.0 MHz:::
ATI_DVO_CLKP	ATTIDVOD:G:L:S:0 MTL:50 MIL	6	610.0000			19 20	
GPU_DVOD<11..0>	GPU_DVOD:G:L:S:0 MTL:50 MIL	6	700			19	
GPU_DVOD_DE	GPU_DVOD:G:L:S:0 MTL:50 MIL	6	500.0000			19	
GPU_DVO_HSYNC	GPU_DVOD:G:L:S:0 MTL:50 MIL	6	500.0000			19	
GPU_DVO_VSYNC	GPU_DVOD:G:L:S:0 MTL:50 MIL	6	500.0000			19	
GPU_DVO_CLKP	GPU_DVOD:G:L:S:0 MTL:50 MIL	6	500.0000			19	165.0 MHz:::
TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22 29	
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22 29	
TMDS_CONN_DN<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DN<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DN<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	
TMDS_CONN_DP<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MIL	500.0000	100 OHM SPACING	4	22	

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6537	B
	SHT	36	44

www.vinafix.vn

Digital Signals (cont'd)


Differential Signals

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM		
AGP	AGP AD<15..0>	1.5:1050:1450	7					56 MHZ	12 19	
	AGP CBE<1..0>	1.5:1050:1450	7					56 MHZ	12 19	
	AGP AD_STB<0>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<1>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<2>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<3>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<4>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<5>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<6>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
	AGP AD_STB<7>	1.5:1050 MTL:1450 MTK			(250)	8 MTL_SPACING		133.0 MHZ	11 12 19	
AGP SIDEBAND	AGP SBA<7..0>	1.5:1050:1450	7					56 MHZ	12 19	
	AGP SB_STB	1.5:1050 MTL:1450 MTK			(350)	8 MTL_SPACING		56.00 MHZ	11 12 19	
	AGP SB_STB_L	1.5:1050 MTL:1450 MTK			(350)	8 MTL_SPACING		56.00 MHZ	11 12 19	
	AGP FRAME_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP TRDY_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP TRDY_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP DEVSEL_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP STOP_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP PAR	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
	AGP REQ_L	1.5:1250 MTL:1950 MTK						56.00 MHZ	11 12 19	
PCI	PCI AD<31..0>	1.5:6000:12500				MIN DAISY_CHAIN		33 MHZ	9 12 17 18 24 39	
	PCI CBE<3..0>	1.5:6000:12500				MIN DAISY_CHAIN		33 MHZ	12 17 18 24 39	
	PCI FRAME_L	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	PCI TRDY_L	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	PCI TRDY_L	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	PCI DEVSEL_L	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	PCI STOP_L	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	PCI PAR	1.5:6000 MTL:12500 MTL				MIN DAISY_CHAIN		33.00 MHZ	11 12 17 18 24 39	
	ULTRA ATA-100	UIDE DATA<15..8>	1.5:1:710			(200)			100 MHZ	13 24
		UIDE DATA<7>	1.5:1:600			(200)			100 MHZ	13 24
UIDE DATA<6..0>		1.5:1:600			(200)			100 MHZ	13 24	
UIDE ADDR<2..0>		1.5:1:650			(200)	NEED TO MATCH DELAY TO 250		100 MHZ	13 24	
UIDE RST_L		1.5:1:400 MTL			(200)			100.0 MHZ	11 12 13 24	
UIDE DIOW_L		1.5:1:400 MTL			(200)			100.0 MHZ	11 12 13 24	
UIDE DIOR_L		1.5:1:600 MTL			(200)			100.0 MHZ	11 12 13 24	
UIDE DMACK_L		1.5:1:400 MTL			(200)			100.0 MHZ	11 12 13 24	
UIDE CS0_L		1.5:1:500 MTL			(200)			100.0 MHZ	11 12 13 24	
UIDE CS1_L		1.5:1:500 MTL			(200)			100.0 MHZ	11 12 13 24	
EIDE INTREPID	EIDE DATA<15..0>	1.5:1:850			(200)			33 MHZ	13 24	
	EIDE ADDR<2..0>	1.5:1:850			(200)			33 MHZ	13 24	
	EIDE CS0_L	1.5:1:850 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE CS1_L	1.5:1:850 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE RD_L	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE WR_L	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE IOCHRDY	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE INT	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE RST_L	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE DMACK_L	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
OPTICAL	EIDE DMARQ	1.5:1:500 MTL			(200)			33.00 MHZ	11 12 13 24	
	EIDE OPTICAL DATA<15..0>	1.5:4000:6000						33 MHZ	24 39	
	EIDE OPTICAL ADDR<2..0>	1.5:4000:6000						33 MHZ	24 39	
	EIDE OPTICAL CS0_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL CS1_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL READ_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL WR_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL IOCHRDY	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL INT	1.5:5000 MTL:7000 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL RST_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
ETHERNET MII	EIDE OPTICAL DMAACK_L	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	EIDE OPTICAL DMA_RQ	1.5:4500 MTL:6500 MTL						33.00 MHZ	11 12 13 24 39	
	ENET LINK_RXD<7..0>	1.5:8000:9000	7	(400)					13 26	
	ENET RX_DV	1.5:8000 MTL:9000 MTL							13 26	
	ENET RX_ER	1.5:8000 MTL:9000 MTL							13 26	
	ENET PHY_TXD<7..0>	1.5:8000:9000	7	(400)					13 26	
	ENET LINK_TXD<7..0>	1.5:1:600							13	
	ENET PHY_TX_ER	1.5:8000 MTL:9000 MTL							13 26	
	ENET LINK_TX_ER	1.5:1:400 MTL							13	
	ENET PHY_TX_EN	1.5:8000 MTL:9000 MTL							13 26	
FIREWIRE MII	ENET LINK_TX_EN	1.5:1:400 MTL							13	
	ENET MDIO	1.5:8000 MTL:9000 MTL							13 26	
	ENET MDC	1.5:8000 MTL:9000 MTL							13 26	
	ENET COL	1.5:8000 MTL:9000 MTL							13 26	
	ENET CRS	1.5:8000 MTL:9000 MTL							13 26	
	FW LINK_DATA<7..0>	1.5:1:700			(400)				13 27	
	FW PHY_DATA<7..0>	1.5:4700:5500	7	(400)					27	
	FW LINK_CTL<1..0>	1.5:9000:10000							13 27	
	FW PHY_CTL<1..0>	1.5:1:100							13	
	FW LINK_LREQ	1.5:1:100 MTL							13	

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	RELATIVE_PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS		
FIREWIRE Zo = 110	FW TP10P	FW_TP10	FW_TP10:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		27 28 39	
	FW TP10P	FW_TP10	FW_TP10:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		27 28 39	
	FW TP00P	FW_TP00	FW_TP00:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		27 28 39	
	FW TP00P	FW_TP00	FW_TP00:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		27 28 39	
	FW TPB10P	FW_TP10	FW_TP10:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		28	
	FW TPB10P	FW_TP10	FW_TP10:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		28	
	FW TPB00P	FW_TP00	FW_TP00:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		28	
	FW TPB00P	FW_TP00	FW_TP00:G1:L1:S0 MTL:5 MTL	500.0000	110 OHM SPACING		28	
	FW TPA10P	FW_TPA10	FW_TPA10:G1:L1:S0 MTL:4#	500.0000	110 OHM SPACING		27 28	
	FW TPA10P	FW_TPA10	FW_TPA10:G1:L1:S0 MTL:4#	500.0000	110 OHM SPACING		27 28	
ETHERNET Zo = 100	MDI P<0>	ENET MD10	ENET MD10:G1:U4:3 29:J23 1:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<0>	ENET MD10	ENET MD10:G1:U4:3 31:J23 2:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<1>	ENET MD11	ENET MD11:G1:U4:3 33:J23 3:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<1>	ENET MD11	ENET MD11:G1:U4:3 34:J23 4:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<2>	ENET MD12	ENET MD12:G1:U4:3 39:J23 7:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<2>	ENET MD12	ENET MD12:G1:U4:3 41:J23 8:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<3>	ENET MD13	ENET MD13:G1:U4:3 42:J23 9:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<3>	ENET MD13	ENET MD13:G1:U4:3 43:J23 10:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<3>	ENET MD13	ENET MD13:G1:U4:3 43:J23 10:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
	MDI P<3>	ENET MD13	ENET MD13:G1:U4:3 43:J23 10:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39	
LVDS Zo = 100 LOWER	CLKLVDS_LN	CLKLVDS_L	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	CLKLVDS_LP	CLKLVDS_L	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L0N	LVDS_L0	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L0P	LVDS_L0	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L1N	LVDS_L1	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L1P	LVDS_L1	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L2N	LVDS_L2	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	LVDS_L2P	LVDS_L2	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39	
	CLKLVDS_UN	CLKLVDS_U	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	CLKLVDS_UP	CLKLVDS_U	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
UPPER	LVDS_U0N	LVDS_U0	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	LVDS_U0P	LVDS_U0	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	LVDS_U1N	LVDS_U1	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	LVDS_U1P	LVDS_U1	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	LVDS_U2N	LVDS_U2	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	LVDS_U2P	LVDS_U2	LVDS:G1:L1:S0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22	
	TMD5 Zo = 100	TMD5_CLKN	CLKTMD5	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 22
		TMD5_CLKP	CLKTMD5	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 22
		TMD5_DN<0>	TMD5_D0	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39
		TMD5_DP<0>	TMD5_D0	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39
TMD5_DN<1>		TMD5_D1	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39	
TMD5_DP<1>		TMD5_D1	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39	
TMD5_DN<2>		TMD5_D2	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39	
TMD5_DP<2>		TMD5_D2	TMD5:G1:L1:S0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 22 39	
ATI_TMD5_CLKN		ATI_CLKTMD5	ATI_TMD5:G1:L1:S0 MTL:50 MTL	200.0000	100 OHM SPACING	5	20	
ATI_TMD5_CLKP		ATI_CLKTMD5	ATI_TMD5:G1:L1:S0 MTL:50 MTL	200.0000	100 OHM SPACING	5	20	
USB 1.1								

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DGIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
PMU	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10



GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
INTREPID	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
PLL5	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
AIRPORT	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
CARBUS	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
ATI M10	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_VDD15_UP	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_ATI_TPVD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
ETHERNET 88E1111 NEC USB2.0	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12
	+FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
+FW_PWR_OR	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_PWR1	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_VP0	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+FW_VP1	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
1.65V SWITCHER	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
CONTROL	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	2.5V_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_TON	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_SKIP	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1717	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
LTC1778	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
LTC3411	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1778_I0N	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_I0H	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
1778_I0H_RC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC1962 INT PLLS	1778_VFB	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_FCB	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_VRNG	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
1.8V_FB	VOLTAGE=1.8V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC3411_I0H_RC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC3411_I0H	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC3411_SYNC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC3411_SHDN	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
LTC1962_INT_VIN	VOLTAGE=2.0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6537	B
SCALE	NONE	SHT	38 44

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	822	JTAG ASIC TMS	TRUE	13 26	
	823	JTAG ASIC TDI	TRUE	13	
	824	JTAG ASIC TDO TP	TRUE	26	
	825	JTAG ASIC TCK	TRUE	13 26	
	826	JTAG ASIC TRST L	TRUE	13 26	
	827	CPU CHKSTP_OUT_L	TRUE	5	
	828	CPU SRESET_L	TRUE	5	
	829	CPU HRESET_L	TRUE	5 4 7	
	830	JTAG CPU TMS	TRUE	5 4	
	831	JTAG CPU TDI	TRUE	5 4	
	832	JTAG CPU TDO TP	TRUE	5	
	833	JTAG CPU TCK	TRUE	5 4	
	834	JTAG CPU TRST L	TRUE	5 4	
	835	INT_JTAG_TEL	TRUE	13	
	836	INT_TST_MONIN_PD	TRUE	13	
	837	INT_TST_MONOUT_TP	TRUE	13	
	838	INT_TST_PLKEN_PD	TRUE	13	
	INT I2C	839	INT_I2C_CLK0	TRUE	4 11 13 23
		840	INT_I2C_DATA0	TRUE	4 11 13 23
		841	INT_I2C_CLK1	TRUE	13 14 25
842		INT_I2C_DATA1	TRUE	13 14 25	
PWR/GND	843	+PBUS	TRUE	38	
	844	+24V_PBUS	TRUE	38	
	845	GPU_VCORE	TRUE	19 20 38	
	846	1778_VFB	TRUE	20 38	
	847	CPU_VCORE_SLEEP	TRUE	5 33 38	
	848	VCORE_FB	TRUE	33 38	
	849	+1_8V_MAIN	TRUE	38	
	850	+2_5V_MAIN	TRUE	38	
	851	+5V_MAIN	TRUE	2	
	852	+5V_SLEEP	TRUE	2	
	853	+3V_MAIN	TRUE	4	
	CARDBUS	854	+3V_PMU	TRUE	38
855		CBUS_DET_1_L	TRUE	2000	
856		CBUS_DET_2_L	TRUE	2000	
857		TMDS_DN<0..2>	TRUE	1000	
858		TMDS_DP<0..2>	TRUE	1000	
859		TMDS_CONN_CLKN	TRUE	1000	
860		TMDS_CONN_CLKP	TRUE	1000	
861		VGA_R	TRUE	1000	
862		VGA_G	TRUE	1000	
863		VGA_B	TRUE	1000	
864		VGA_HSYNC	TRUE	1000	
865		VGA_VSYNC	TRUE	1000	
DVI	866	DVI_DDC_CLK_UP	TRUE	1000	
	867	DVI_DDC_DATA_UP	TRUE	1000	
	868	DVI_HPD_UP	TRUE	1000	
	869	SOFT_PWR_ON_L	TRUE	2000	
	870	+5V_DDC_SLEEP	TRUE	2000	
	LVDS	871	LVDS_L0N	TRUE	1000
		872	LVDS_L0P	TRUE	1000
		873	LVDS_L1N	TRUE	1000
		874	LVDS_L1P	TRUE	1000
		875	LVDS_L2N	TRUE	1000
		876	LVDS_L2P	TRUE	1000
		877	CLKLVDS_LN	TRUE	1000
878		CLKLVDS_LP	TRUE	1000	
879		LVDS_DDC_CLK	TRUE	1000	
880		LVDS_DDC_DATA	TRUE	1000	
881		+3V_LCD	TRUE	2000	
882		+3V_SLEEP	TRUE	2000	
INVERTER	883	+14V_INV	TRUE	2000	
	884	+5V_INV_SW	TRUE	2000	
	885	BRIGHT_PWM	TRUE	2000	
	886	INV_GND	TRUE	2000	
	S-VIDEO	887	TV_C	TRUE	1000
		888	TV_Y	TRUE	1000
		889	TV_COMP	TRUE	1000
		890	TV_GND1	TRUE	1000
		891	TV_GND2	TRUE	1000
		892	INT_I2S0_SND_TO_DAC	TRUE	1000
		893	INT_I2S0_SND_LRCLK	TRUE	1000
		894	INT_I2S0_SND_MCLK	TRUE	1000
895		INT_I2S0_SND_SCLK	TRUE	1000	
896		INT_I2S0_SND_FROM_ADC	TRUE	1000	
897		SND_HP_MUTE_L	TRUE	1000	
898		SND_HP_MUTE_R	TRUE	1000	
899	SND_HW_RESET_L	TRUE	1000		
900	SND_HP_SENSE_L	TRUE	1000		
901	SND_LIN_SENSE_L	TRUE	1000		
902	INT_I2C_CLK2	TRUE	1000		
903	INT_I2C_DATA2	TRUE	1000		
904	ADAPTER_DET	TRUE	1000		
905	CHARGE_LED_L	TRUE	1000		
906	NEC_LUSB_OCI_UF	TRUE	1000		
907	NEC_LUSB_PPON	TRUE	1000		
908	+5V_MAIN	TRUE	2		
909	+5V_SLEEP	TRUE	2		
910	+3V_SLEEP	TRUE	4		

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	810	NEC_USB_DAM	TRUE	17 25 37	
	811	NEC_USB_DAP	TRUE	17 25 37	
	812	NEC_USB_DBM	TRUE	17 25 37	
	813	NEC_USB_DBP	TRUE	17 25 37	
	814	BT_USB_DM	TRUE	14 25 37	
	815	BT_USB_DP	TRUE	14 25 37	
	816	MODEM_USB_DM	TRUE	14 25 37	
	817	MODEM_USB_DP	TRUE	14 25 37	
	818	NEC_RUSB_PPON	TRUE	17 25	
	819	NEC_RUSB_OCI_UF	TRUE	17 25	
	RT. USB WIRELESS	820	PCI_AD<0..31>	1000	9 12 17 18 24 37
		821	PCI_FRAME_L	TRUE	1000
822		PCI_TREQ_L	TRUE	1000	
823		PCI_IRDY_L	TRUE	1000	
824		PCI_DEVSEL_L	TRUE	1000	
825		PCI_STOP_L	TRUE	1000	
826		PCI_PAR	TRUE	1000	
827		AIRPORT_PCI_REQ_L	TRUE	1000	
828		AIRPORT_PCI_GNT_L	TRUE	1000	
829		AIRPORT_PCI_INT_L	TRUE	1000	
830		MAIN_RESET_L	TRUE	1000	
831		CLK33M_AIRPORT	TRUE	1000	
OPTICAL	832	PMU_PME_L	TRUE	1000	
	833	ROM_ONBOARD_CS_L	TRUE	1000	
	834	ROM_OE_L	TRUE	1000	
	835	ROM_CS_L	TRUE	1000	
	836	ROM_RW_L	TRUE	1000	
	837	RF_DISABLE_L	TRUE	1000	
	838	AIRPORT_CLKRUN_L	TRUE	1000	
	839	+3V_AIRPORT	TRUE	2000	
	840	EIDE_OPTICAL_DATA<0..15>	TRUE	2000	
	841	EIDE_OPTICAL_DMA_REQ	TRUE	2000	
	842	EIDE_OPTICAL_READ_L	TRUE	2000	
	843	EIDE_OPTICAL_DMAACK_L	TRUE	2000	
844	EIDE_OPTICAL_ADDR<0..2>	TRUE	2000		
845	EIDE_OPTICAL_CS0_L	TRUE	2000		
846	EIDE_OPTICAL_CS1_L	TRUE	2000		
847	EIDE_OPTICAL_RST_L	TRUE	2000		
848	EIDE_OPTICAL_WR_L	TRUE	2000		
849	EIDE_OPTICAL_IOCHRDY	TRUE	2000		
850	EIDE_OPTICAL_INT	TRUE	2000		
TRACKPAD	851	+5V_TPAD_SLEEP	TRUE	3000	
	852	TPAD_F_TXD	TRUE	3000	
	853	TPAD_F_RXD	TRUE	3000	
	854	LID_CLOSED_L	TRUE	3000	
	855	+3V_HALL_EFFECT	TRUE	3000	
	856	SOFT_PWR_ON_L	TRUE	3000	
	857	COMM_RESET_L	TRUE	4000	
	858	COMM_SHUTDOWN	TRUE	4000	
	859	COMM_RING_DET_L	TRUE	4000	
	860	COMM_TXD_L	TRUE	4000	
	861	COMM_TRXC	TRUE	4000	
	862	COMM_GPIO_L	TRUE	4000	
863	COMM_DTR_L	TRUE	4000		
864	COMM_RTS_L	TRUE	4000		
865	COMM_RXD	TRUE	4000		
KEYBOARD	866	KBD_ID	TRUE	3000	
	867	KBD_INTL	TRUE	3000	
	868	KBD_JIS	TRUE	3000	
	869	KBD_CAPSLOCK_LED	TRUE	3000	
	870	KBD_NUMLOCK_LED	TRUE	3000	
	871	KBD_FUNCTION_L	TRUE	3000	
	872	KBD_COMMAND_L	TRUE	3000	
	873	KBD_OPTION_L	TRUE	3000	
	874	KBD_CONTROL_L	TRUE	3000	
	875	KBD_SHIFT_L	TRUE	3000	
	876	KBD_X<0..9>	TRUE	3000	
	877	KBD_Y<0..7>	TRUE	3000	
BATTERY	878	+BATT_POS	TRUE	1000	
	879	BATT_NEG	TRUE	1000	
	880	BATT_CLK	TRUE	1000	
	881	BATT_DATA	TRUE	1000	
	882	PMU_BATT_DET_L	TRUE	1000	
	FANS	883	+FAN_PWR	TRUE	3000
884		FAN1_TACH	TRUE	3000	
885		FAN2_TACH	TRUE	3000	
886		FAN1_GND	TRUE	3000	
887		FAN2_GND	TRUE	3000	
ETHERNET		888	MDI_P<0..3>	TRUE	1000
	889	MDI_M<0..3>	TRUE	1000	
FIREWIRE	890	FW_TP00P	TRUE	1000	
	891	FW_TP00N	TRUE	1000	
	892	FW_TP00R	TRUE	1000	
	893	FW_TP10P	TRUE	1000	
	894	FW_TP10N	TRUE	1000	
	895	FW_VGND	TRUE	1000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	896	FW_TP01P	TRUE	1000
	897	FW_TP01N	TRUE	1000
	898	FW_TP11P	TRUE	1000
	899	FW_TP11N	TRUE	1000
	900	+FW_VP1	TRUE	1000
	901	FW_VGND	TRUE	1000
DC PWR IN	902	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED) 1000
	903	ST7_SLEEP_LED_H	TRUE	23
LMU/ALS	904	PMU_SLEEP_LED	TRUE	23
	905	PMU_LID_CLOSED_L	TRUE	23 29
	906	LMU_DETECT	TRUE	23
	907	SLEEP_LED	TRUE	23
MISC.	908	PMU_KB_RESET_L	TRUE	29
	909	SLEEP	TRUE	23 25 29 32 34
	910	PMU_CPU_HRESET_L	TRUE	6 29
	911	BB_RESET_L	TRUE	6
	912	+3V_PMU_RESET	TRUE	29 33
	913	(100 MIL PROBE PREFERRED)	TRUE	6 1000

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6537 REV. B
 SCALE NONE SHEET 39 OF 44

REVISION HISTORY

Proto Release

- 7/22/02 - Initial acquisition of schematic (from 051-6278 Rev 01)
Added P59 50-DIMM connector as placeholder (p.12)
Added P59 LVDS connector as placeholder (p.22)
Changed J9 to 10 pin Elco connector for modem (p.25)
Changed PBUS holdup caps to P59 electrolytic cans (p.30)
- 7/23/02 - Removed L3 (p.8)
- 7/24/02 - Replaced CPU Processor with 360 pin Apollo (p.5,6)
- 8/10/02 - Added P83 battery and P84 rails for airline power (p.29)
- 8/10/02 - Added USB 2.0 (p.18)
- 8/20/02 - Removed spare pullup straps for Intrepid (p.9)
Removed USB overcurrent protection (to be placed on other boards) (p.18)
Changed right USB board connector to 16 pin Hirose connector (p.26)
Changed L10 board connector to 40 pin Molex connector (p.16)
Added 6 bypass caps to MAXBUS_SLEEP and CPU_VCORE_SLEEP (p.5)
- 8/26/02 - Removed 32 bypass caps for +3V MAIN at Intrepid (p.16)
Removed 1 bypass caps for +2.5V MAIN at Intrepid (p.5)
Removed 3 bypass caps for +1.5V AGP at Intrepid (p.16)
Removed 8 bypass caps for MAXBUS_MAIN at Intrepid (p.16)
- 8/27/02 - Changed main battery connector to BP24067-R1, which is close to final (p.29)
- 8/29/02 - Added dedicated Boot Banger circuit (p.6)
Added 5 bypass caps to each 50-DIMM connector (p.11)
Added quad voltage circuit for bus slewing architecture (p.32)
Changed to low profile 32.768KHz crystal for FMU (p.28)
Changed to Q11 adapter detection scheme (p.28)
- 9/03/02 - Corrected upper LVDS single pin nets (p.20)
Removed unintentional extra pulldown resistor at Intrepid (p.14)
- 9/17/02 - Numerous changes to stay in sync with P84 (all)
- 9/18/02 - Changed battery connector back to P84 part (p.29)
Added LMU circuitry to eliminate extra board (p.23)
Changed to P84 dual channel LVDS connector to reduce I2R cable losses (p.22)
- 9/19/02 - Removed unnecessary battery ferrite (due to ferrite design) (p.29)
Modified chassis gnds on some components (all)
Added LMU connector to P84 (p.23)
Corrected battery connector [same as P84] (p.29)
Removed P93 support (p.25)
Removed second fuse from FW ports [single fuse provides adequate power] (p.27)
- 9/23/02 - Replaced BCM5421 with Marvell 88E1111 (p.26)
Increased MAX_VIA_COUNT by two on most nets with this constraint for uVia (p.34,35)
- 9/27/02 - Corrected cpu, memory bus constraints to match manhattan lengths (p.34)
Swapped pins on L33, L35 for layout (p.31)
Changed L6 to smaller form-factor crystal (p.26)
- 9/30/02 - Changed J19 (DC-in) to proper 4-pin connector (p.29)
Corrected holes and chassis gnds (p.4,all)
- 10/01/02 - Removed Intrepid 1.x specific circuitry (p.13)
- 10/03/02 - Numerous pin-swaps to accommodate board layout (all)
- 10/08/02 - Added page for functional test points (p.37)
- 10/09/02 - Changed 16 pin connectors (modem and right USB) to Foxconn parts (p.23)
- 10/10/02 - Changed HPC net pins high per documentation (p.17)
Added 10K pullup to CG_ADDRESSL and 10K pulldown to CG_FSEL on CY28512 (p.14)
Added SSO/NO_SSO stuffing options for CY28512 circuit (p.14)
Removed CPU_VGATE pullup to 5V to eliminate potential 3V/5V current path (p.32)
Removed Zehra 15/16 support per P84 (p.27)
Added second FW port power fuse (p.27)
Removed INT_CPTPB_IN cap per P84 (p.8)
Replaced IIF782 ferrite with IIF781 in battery charger and 14V PBUS switchers (p.29,30)
Renamed optical interface for consistency (p.24,37)
Corrected PLL_CPG4 for Apollo 7 (needs to always be zero) (p.5,7)
Removed temporary P84 constraints and finished up AGP clock changes (p.12,34)
Added stuffing options to power fans off 3V or 5V (p.25)
- 10/11/02 - Replaced DVI EMI caps with 0201 versions (p.22)
- 10/14/02 - Changed J18 to R045 with integrated magnetics (p.26)
- 10/15/02 - Moved Firewire connectors and port power switch to separate page (p.28)
Changed SBus pullups to 7.15K, 1K as per 1Books/P84 [involved component net swaps] (p.29)
Added 0603 resistors as shunting pads for power up and reset (p.43)
Changed INT_MOD_SYNC, INT_MOD_DTT and INT_MOD_BITCLK to pulldowns per ERS [LA clk not used] (p.14)
Added damping resistor option to LMU (p.23)
Changed INT_RST_FLLDN_PD to pulldown only [LA clk not used] (p.13)
Changed INT_ENET_TDR to pullup LA clk (p.13)
Removed FW_LCON from Intrepid EXTINT3 [no longer used], pullup added (p.14)
Changed HUBS1 pullup to 3V SLEEPS (p.24)
Changed FW_PC_PD, FW_PC_PU resistors to 5K (p.27)
Added 1K pulldown and net FW_PD2 to FW_PHY (p.27)
- 10/16/02 - Implemented new FW power switch and current limit (p.28)
Renamed +14V_PBUS to +PBUS (p.all)
Added A29 adapter detection circuit (p.29)
Added +PBUS current limiting circuit, removed battery charging current limit circuit (p.30)
Added FW_PU1 pull to make Port 1 1394s only (p.27)
- 10/21/02 - Updated CY28512 clock chip to Rev B (p.14)
Changed FW_PU1 pull to make Port 1 1394s only (p.23)
- 10/22/02 - Added full support for non-zero CPU_PLL_CPG45 in run state (p.7)
Changed fan ferrite to S14460V per P84 (p.25)
- 10/23/02 - Changed LMU/sleep LED interface per P84 (p.23)
Changed LMU JTAG/I2C pinout/pullup/pulldown strategy per P84 (p.23)
Changed fan ferrite to S14460V per P84 (p.25)
Pinned out audio connector (p.25)
Pinned out modem connector (p.25)
Added 2 functions test points to wireless connector (p.24,38)
Renamed FW low voltage power rails (p.27,37)
Renamed Vcore VID nets to be consistent with P84 (p.33)
Removed redundancy in DDR memory constraints (p.35)
Changed FW DR0 items to pullup to shut off port (p.27)
Cleaned up CY28512B circuit as per P84 (powered off main, output divider and strap tweaks) (p.14)
Updated PCI clock series B values per P84 (p.23)
Added 0 ohm short and bypass cap for GPU_VDD0V0 per P84 (p.21,37)
Split FW_VDD0 into FW_VDD0L and FW_VDD0H (p.28,37)
Added TP nets to GPU for XOR-tree testing (p.19-21)
Added fan PWM output pullups to +3V_SLEEPS (p.25)
Added FW thermal pad ground hole back in (p.27)
- 10/28/02 - Replaced LMU layout (p.23)
- 10/30/02 - Changed fan power rails to common net (p.25)
- 10/31/02 - Removed HUB ALS (p.23)
Added wireless RF_DISABLE_L pullup and AIRPORT_CLKRUN_L pulldown (p.24)
- 11/05/02 - Added 6 decoupling caps to CPU_VCORE_SLEEP (p.5)
Broke out quad OR gates to discrete components for better placement (p.22,29)
Changed 10 uF FW current limit output cap to two 4.7 uF caps (p.28)
Added 3 decoupling caps to CPU_VCORE_SLEEP (p.5)
Added 9 decoupling caps to each of +5V_MAIN and +3V_MAIN (p.32)
Removed CW17 jumper for CPU_VCORE_SLEEP (p.33)
Added decoupling cap to PMU reset OR gates (p.29)
- 11/08/02 - Changed FireWire PHY to 217 (p.27)
Added bulk caps to fan connectors (p.25)
Added alternate chassis gnd connection for sleep LED (p.23)
- 11/11/02 - Added +3V_MAIN option for P50 card (p.24)
- 11/13/02 - Removed LMU and associated circuitry (p.23)
- 11/15/02 - Implemented D3clock for all PCI devices (p.12,14,18)
- 11/25/02 - Renamed all components (all pages)
- 11/26/02 - Removed chokes from 1394s data pairs (p.27,28)

EVT RELEASE

- 12/13/02 - Added 12 pF caps to source of 33MHz PCI clocks since they can not be buried (p.12)
Replaced ANM1031 with AD7460 I2C Address Change (p.25)
Added AD7460 hooks to CPU thermal diode (p.21,25)
- 12/16/02 - Added FireWire B ESD protection circuits (p.28)
Removed hole from FireWire ground pad (p.7)
- 12/20/02 - DDR memory connector renamed to J25 (p.11)
Updated J2410 from FireWire port power (p.28)
Added P10, P20 as placeholders and experiment guides (p.28)
Added diodes to OR +5V_SLEEPS into FW PHY power supply (p.27)
- 12/26/02 - Updated CPU p/ns to production p/ns (p.5, 36)
Updated PCI source clock and internal spreading straps (p.8)
Changed bootROM PWD signal to INT_RESET_L per P84 (p.9)
Added CTS pulldowns per P84 (p.9)
Updated Ethernet series Rs per P84 [Clocks to 10 ohms, data to 22 ohms] (p.13)
Updated SSO/NO_SSO BOM options (p.14)
Renamed line-in and headphone sense lines to reflect active low signals (p.14,25,39)
Added 0 ohm Rs to make 2.5V Intrepid rail hot or cold (p.15,16,38)
NO STUFFED entire 1.5V LDO circuit (p.15)
Stuffed USB GCI RC filters for 0 time constant [due to new port current limiters] (p.17)
Renamed USB OC1/PPON signals for left/right ports (p.17,39)
Updated GPU VCore to stay in sync with P84 [jitter improvement] (p.20)
Added EMI caps to LVDS_DDC_CLK, INT_I2S0_SND_CLK, INT_I2S0_SND_SCLK per P84 (p.22,25)
Added R800, R801 for eventual thermal diode in CPU (p.25)
Renamed R2000 to R789, R2001 to R802, R2002 to R803 (p.25)
Renamed P10 to P1, P20 to P2 [deleted old P1, P2] (p.28)
Added caps to FW ESD circuit that were missed (p.28)
Changed MAX4172 power source to save current on battery [per P84] (p.30)
Updated 1.5V/2.5V switcher BOM to stay in sync with P84 [PFT change and current limits] (p.34)
Replaced all 132S1961 [1uF, 0.005, 10V, 208] with 132S0046 [1uF, 0.003, 10V, 208] (p.14,15,27,30,33,34)
Replaced all 138S051 [1uF, 0.003, 6.3V, 104] with 132S0046 [1uF, 0.003, 10V, 208] (p.27,30)
Updated FireWire fuse topology to that of P84 (p.28)
Updated system and power block diagrams (p.2,3)
- 01/02/03 - Corrected +2.5V_INTREPID connections to muxes and reference (p.9,10)
- 01/03/03 - Added NO_TEST nets to pads of DDR connector arms (p.11)
- 01/08/03 - Added ZN002 circuits to ensure speakers are muted during power-up (p.25)
Changed R164 to 511 ohms to avoid low CPU clock amplitude (p.8)
Added required pulldown to output of DVI_HPD sense comparator (p.22)
- 01/09/03 - Swapped R443 and R444 values to ensure Vgs < -4.5V (p.28)
Updated 3-video filter values to those of P84 (p.22)
- 01/10/03 - ZT7, ZT23, ZT61, ZT76, ZT89, ZT87, ZT22, ZT38, ZT60, ZT42 & ZT17 are changed to HOLE-VIA-20R10 (p.4)
- 01/13/03 - Add L53, L54, L55 for TMS Data=0+2 Diff Pair (p.22)
- 01/14/03 - Add CS12 - CS21 (total 10 0.22uF caps) for 2.5V Intrepid Decoupling (p.16)
Change MATCHED_DELAY to 50 for all TMS DIFF PAIR (p.37)
Change MATCHED_DELAY to 50 for all TMS DIFF PAIR (p.37)
Add R810 & R811 for ALWAYS-ON_FANS in Acrylic Build (p.25)
Add M10 (p.19-21)
- 01/28/03 - Add Power Net Constraints for M10 (p.38)
Add Power Net Constraints for M10 (p.38)
Replace Singing PBus Cap C49, C50, C67, C68, C80, C81, C95, C96, C108, C109, C120, C121 with 126S0035 (or alt. 126S0036) (p.33)
Add FW Power Net Constraints (p.38)
Change signal constraints for AGP signals (p.36)
Add LMU connector and components (p.23)
Edit I2C table for LMU (p.13)
Change R880 to 18.6K (p.14)
Connect Clock Slewing RESET# to MAIN_RESET_L (p.14)
Change Ferrite Bead of ATI power supply to correct values (p.21)
Remove C141 PBUS CAP (p.31)
Change and Rotate Keyboard Connector (p.23)
Add ATI Power sequencing Circuit for M10 Power-up and Power-down (p.19-22, p.32-35)
- 02/07/03 - Add Power Net Constraints for M10 (p.38)
- 02/11/03 - Add Power Net Constraints for M10 (p.38)
- 02/12/03 - Add ATI Power sequencing Circuit for M10 Power-up and Power-down (p.19-22, p.32-35)

EVT RELEASE (continue)

- 02/13/03 - Add C825 (p.30)
- 02/17/03 - Rename all Reference Designators

EVT ENCLOSURE RELEASE

- 03/13/03 - Change 3-P FAN connectors to 4-P (p.25)
Add PU at PMU_SLEEP_LED_L for LMU (p.23)
Change FireWire protection (to be placed on other boards) (p.18)
Change ATI M10 GPIO8 to Pull-down (p.20)
Remove Memory MUX 0ohm Resistors (p.10)
- 03/28/03 - Due to M10 outline change at DVI connector, CHGND1 has to be splitted into CHGND1 & CHGND2 (P 4 & 22)
Separate +3V and +5V traces running from 3/5V supply to 40pin LIO connector (P 25 & 32)
R011 change from 100K to 4.7K (P 29)
Change airline detect to 13.1V or greater, R40 and R690 to 97.6K ohm (P 30 & 31)
Add C826 at U3 RS- pin (P 30)
Change D3 to IN914 PN Junction Diode (P 31)
- 03/31/03 - Change AGPTST Pull-up to 470hm (it was 40hm) (p.20)
Add circuits to prevent start-up Headphone POP (p.25)
Change all 1210 4.7uF to 1206 4.7uF Cap (138S0531) (various pages)
Modify FAN circuit to PWM active low signal (P25)
- 04/08/03 - Add SOFT MODEM support (p.14 & 25)
Add 10-pin ELCO connector for Serial Debug Interface (P 25)
Change Q from S144350Y to SUD45P03-10 (P 30)
Remove C34 R32A8 (P 30)
- 04/11/03 - Change FW Schottky Diode to a 3A part 37180159 (P 28)
Change PBUS L69 and VCORE L71 inductor (P 31 & 33)
Issue to 3S coil for 1206 package part (P 28)
Change all 6 VCORE Caps to 220uF Al Poly Cap 128S0024 (P 33)
Add MITSUMI MW1571J regulator to provide 1.8V TPVDD (P 21)
Change U34 to MITSUMI MW1571J part for ATI PLL 1.8V rail (P 21)
- 04/16/03 - Add FW Port Shutdown/PowerOn Circuit (P 28)
Change the I2C Pull-up for Sound/Modem to 1K ohm (P 14)
- 04/17/03 - Change 3V/5V inductors (152S0137) L61 & L62 (P 32)
- 04/21/03 - Add 12 ICT JTAG TEST PADS (P 39)
- 04/23/03 - Invert ATI GPIO15 signal, no stuff pull-up resistor (P 20)
Combine Q35 and Q36 into a Dual Package Part (P 22)
SWAP the 37460 Temperature Sense Part (P 25)
Change FW PHY to production part (P 26)
- 04/24/03 - Remove +3V_CBUS_SLEEP and U5, use +3V_SLEEP directly (P 14,18,24)
Add 0402 Res between ATI_PVDD/TPVDD rail and 10uF caps for stability purpose (P 21)
Add 0402 Res between ATI_PVDD/TPVDD rail and 10uF caps for stability purpose (P 21)
Add Sense Resistor to Vcore power rail, remove one 220uF cap <back to EVTA design> (P 33)
- 04/25/03 - Change C826 to 0.01uF 50V Cap (P 30)
- 04/30/03 - No stuff R676 to prevent +3V rail leakage (P 33)
- 05/02/03 - L45, L46, L47 is using Common Mode Choke TDK ACM2012D Part, will replace with ACM2012H Part if available (P 22)

DVT RELEASE

- 05/21/03 - Swap +PBUS and +24V_PBUS at Backup Battery Connector - J16 (p.31)
- 05/27/03 - Change Q62 & Q65 to S17860DP part (p.33)
Change Q61 & Q64 to IIF7832 part and split C102 into 3 10pF caps (p.33)
Enable VCore Burst(Skip) Mode by no stuffing R67 (p.33)
Enable VCore Burst(Skip) Mode by changing R406 & R407 to 100K ohm (p.32)
Change Q48 to S17860DP part (p.20)
Change Q49 to IIF7832 part (p.20)
Change Q49 to IIF7832 part by changing R358 to 2.2 ohm, no stuffing R344 and stuffing R343 (p.20)
Reduce audible noise by changing L64 to 152S0139 (p.20)
Add C838, C840, C839, C844 & C845 10uF caps near the power switchers FETs (p.20, 32 & 34)
Change PWM L Fan Input (both L&R Fans) to +5V_SLEEP pull-up (p.25)
Connect SLEEP_LED_DND to digital ground instead of CHGND5 (p.23)
- 05/30/03 - Add CPU Core Voltage offset option circuit (p.33)
- 06/03/03 - Connect SLEEP_LED_DND to digital ground instead of CHGND5 (p.23)
- 06/05/03 - Change FW-B connector to S1420058 with internal shield pins (p.28)
Add four 0ohm jumper in case there is no SW support for the multi-stage VCore (p.38)
- 06/12/03 - Change CBUS & USB2 REQ LINE Pullup to +3V_MAIN (p.12)
Add 0 ohm at USB AVSS_GND (p.17)
Change TMS common mode choke to TDK ACM2012-900H part (p.22)
Add HD DMACLK pullup R215 to 10K (p.24)
Add C847, C851 & C852 at ENET_CLK for EMC (p.13 & 26)
Change HD DMACLK pullup R215 to 10K (p.24)
Change Q82 pin#4 connection to system digital GND (p.33)
Add C848 150uF cap at J3 for +5V_MAIN USB2 power (p.25)
Add C853 1000uF cap at Q64 (p.30)
Add RC at AD7460 power rail for noise isolation (p.25)
Isolate THERM1 signal at AD7460 by using double inverters for THERM1_OC (p.25)
Remove redundant pullup R601 for THERM1_OC (p.29)
Remove SH2 EMI spring at CHGND5 (p.23)
Add additional PWR/GND pins at J17 for R-USB board (p.25)
New 5000HM connector with 4 through-hole mounting pins (p.11)
Change CPU config stuffing option at R63 and R64 (p.7)
Stuff R288 for Cypress CLK chip (p.14)
Move CBUS_PCI_REQ_L back to +3V_SLEEP rail pull-up (p.12)
Change the TMS Termination Resistor values to 162ohm (p.20)
Connect C847 at R160.1 (p.13)
Add 1000uF caps at AD7460 D-plus/minus pairs (p.25)
Add S1152 DVI transmitter to prevent leakage from DVI connector to the system (p.19&20)
- 06/16/03 - Replace C705, C707, C711, C703 & C685 with part 128S0025 (p.20&32)
Remove R771 0ohm resistor (p.34)
Edit Signal Constraints for TMS routing and ENET routing (p.36&37)

DVT2 RELEASE

- 07/06/03 - Change R97 & R98 to 0402 package (p.33)
No Stuff R835 (p.19)
Change R198 to 100K ohm resistor (p.23)
Add Common Mode Choke L77 & L76 at PWB pairs (p.28)
Removed current monitoring IC for firewire port power (p.28)
Changed RP52, RP53, RP56, RP57 to 22ohm for EMI (p.19)

PRODUCTION RELEASE

- 07/28/03 - Change BOM option for CS1, CS2, C77, C78, C91, C92, C111 to 8.2uF Panasonic AL cap only (p. 34)
- 08/05/03 - Change +3V/5V ITH compensation and No-Stuff Feed Forward Caps (p. 32)
- 08/07/03 - Change CPU VCore setting for both BEST and BETTER configurations (p. 33)
- 08/07/03 - Change CPU VCore setting for both BEST and BETTER configurations again (p. 33)

PRODUCTION RELEASE (2)

- 09/02/03 - Schematic 051-6537 cloned from 051-6338
- 09/03/03 - Remove XW jumpers for production board
Change CPU VCore setting and remove un-used MUX (U15) and un-used discretes (p.33)
Stuff R794, R795, R796 & R797 0ohm resistors (p.33)
- 09/04/03 - Change R611 to 511 ohm resistor to reduce sleep LED brightness (p.23)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6537	B
SCALE	SHT	
NONE	40	44

8		7		6		5		4		3		2		1												
*** Part Cross-Reference for the entire design ***																										
C1	CAP	5	C169	CAP	11	C237	CAP	14	C508	CAP	21	C877	CAP	27	C884	CAP	19	L67	IND	34	R78	RES	7	R248	RES	29
C2	CAP	5	C171	CAP	16	C238	CAP	14	C509	CAP	19	C879	CAP	27	C885	CAP	19	L69	IND_3P	31	R79	RES	7	R249	RES	29
C3	CAP	33	C172	CAP	16	C239	CAP	29	C510	CAP	29	C880	CAP	27	C886	CAP	19	L70	IND	30	R80	RES	33	R250	RES	14
C4	CAP	33	C173	CAP	17	C240	CAP	16	C511	CAP	16	C881	CAP	27	C887	CAP	19	L71	IND_3P	33	R81	RES	33	R251	RES	14
C5	CAP	33	C174	CAP	11	C241	CAP	16	C512	CAP	16	C882	CAP	27	C888	CAP	19	L72	IND	22	R82	RES	30	R252	RES	12
C6	CAP	33	C175	CAP	16	C242	CAP	16	C513	CAP	16	C883	CAP	27	C889	CAP	19	L73	IND	22	R83	RES	30	R253	RES	12
C7	CAP	32	C176	CAP	16	C243	CAP	16	C514	CAP	16	C884	CAP	27	C890	CAP	19	L74	IND	22	R84	RES	30	R254	RES	12
C8	CAP	32	C177	CAP	16	C244	CAP	16	C515	CAP	16	C885	CAP_P	32	C891	CAP	19	L75	IND	21	R85	RES	33	R255	RES	12
C9	CAP	5	C178	CAP	16	C245	CAP	16	C516	CAP	16	C886	CAP	32	C892	CAP	19	L76	IND	21	R86	RES	33	R256	RES	12
C10	CAP	5	C179	CAP	16	C246	CAP	16	C517	CAP	19	C887	CAP	32	C893	CAP	19	L77	FILTER_4P	28	R87	RES	33	R257	RES	12
C11	CAP	30	C180	CAP	16	C247	CAP	16	C518	CAP	16	C888	CAP	32	C894	CAP	19	L78	IND	19	R88	RES	7	R258	RES	14
C12	CAP	33	C181	CAP	16	C248	CAP	16	C519	CAP	16	C889	CAP	32	C895	CAP	25	L79	IND	19	R89	RES	5	R259	RES	13
C13	CAP	33	C182	CAP	16	C249	CAP	16	C520	CAP	16	C890	CAP	34	C896	CAP	19	L80	IND	19	R90	RES	33	R260	RES	13
C14	CAP	33	C183	CAP	16	C250	CAP	16	C521	CAP	16	C891	CAP	34	C897	CAP	19	L81	IND	21	R91	RES	33	R261	RES	29
C15	CAP	33	C184	CAP	16	C522	CAP	16	C522	CAP	16	C892	CAP	25	C898	CAP	19	Q1	TRA_2N7002M	30	R92	RES	7	R262	RES	24
C16	CAP	33	C185	CAP	16	C523	CAP	32	C523	CAP	20	C893	CAP	34	C899	CAP	19	Q2	TRA_2N7002M	30	R93	RES	33	R263	RES	29
C17	CAP	5	C186	CAP	16	C524	CAP	34	C524	CAP	34	C894	CAP	32	C900	CAP	19	Q3	TRA_2N7002M	30	R94	RES	30	R264	RES	12
C18	CAP	5	C187	CAP	5	C525	CAP	11	C525	CAP	34	C895	CAP	34	C901	CAP	19	Q4	TRA_2N7002M	30	R95	RES	33	R265	RES	9
C19	CAP	22	C188	CAP	23	C526	CAP	11	C526	CAP	20	C896	CAP	25	C902	CAP	19	Q5	TRA_2N3904	33	R96	RES	33	R266	RES	24
C20	CAP	5	C189	CAP	16	C527	CAP	16	C527	CAP	16	C897	CAP	34	C903	CAP	19	Q6	TRA_2N3904	33	R97	RES	33	R267	RES	29
C21	CAP	33	C190	CAP	12	C528	CAP	16	C528	CAP	16	C898	CAP	32	C904	CAP	19	Q7	TRA_2N3904	33	R98	RES	33	R268	RES	24
C22	CAP	22	C191	CAP	16	C529	CAP	16	C529	CAP	20	C899	CAP	32	C905	CAP	19	Q8	TRA_2N3904	33	R99	RES	33	R269	RES	13
C23	CAP	30	C192	CAP	16	C530	CAP	16	C530	CAP	19	C900	CAP	32	C906	CAP	19	Q9	TRA_2N3904	33	R100	RES	6	R270	RES	13
C24	CAP	30	C193	CAP	34	C531	CAP	16	C531	CAP	20	C901	CAP	32	C907	CAP	19	Q10	TRA_2N7002M	30	R101	RES	33	R271	RES	12
C25	CAP	5	C194	CAP	34	C532	CAP	12	C532	CAP	22	C902	CAP	32	C908	CAP	19	Q11	TRA_2N7002M	30	R102	RES	6	R272	RES	13
C26	CAP	5	C195	CAP	34	C533	CAP	16	C533	CAP	20	C903	CAP	32	C909	CAP	19	Q12	TRA_2N7002M	30	R103	RES	6	R273	RES	15
C27	CAP	5	C196	CAP	16	C534	CAP	16	C534	CAP	20	C904	CAP	32	C910	CAP	19	Q13	TRA_2N7002M	30	R104	RES	6	R274	RES	21
C28	CAP	5	C197	CAP	17	C535	CAP	16	C535	CAP	21	C905	CAP	20	C911	CAP	19	Q14	TRA_2N7002M	30	R105	RES	33	R275	RES	12
C29	CAP	5	C198	CAP	23	C536	CAP	16	C536	CAP	21	C906	CAP	20	C912	CAP	19	Q15	TRA_2N7002M	30	R106	RES	33	R276	RES	12
C30	CAP	5	C199	CAP	23	C537	CAP	16	C537	CAP	21	C907	CAP	20	C913	CAP	19	Q16	TRA_2N7002M	30	R107	RES	31	R277	RES	12
C31	CAP	5	C200	CAP	16	C538	CAP	16	C538	CAP	21	C908	CAP	20	C914	CAP	19	Q17	TRA_2N7002M	30	R108	RES	31	R278	RES	12
C32	CAP	5	C201	CAP	16	C539	CAP	16	C539	CAP	21	C909	CAP	20	C915	CAP	19	Q18	TRA_2N7002M	30	R109	RES	31	R279	RES	14
C33	CAP	5	C202	CAP	16	C540	CAP	16	C540	CAP	21	C910	CAP	20	C916	CAP	19	Q19	TRA_2N7002M	30	R110	RES	7	R280	RES	5
C34	CAP	5	C203	CAP	16	C541	CAP	16	C541	CAP	21	C911	CAP	20	C917	CAP	19	Q20	TRA_2N7002M	30	R111	RES	33	R281	RES	12
C35	CAP	5	C204	CAP	16	C542	CAP	16	C542	CAP	21	C912	CAP	20	C918	CAP	19	Q21	TRA_2N7002M	30	R112	RES	9	R282	RES	5
C36	CAP	10	C205	CAP	16	C543	CAP	16	C543	CAP	21	C913	CAP	20	C919	CAP	19	Q22	TRA_2N7002M	30	R113	RES	14	R283	RES	9
C37	CAP	10	C206	CAP	16	C544	CAP	16	C544	CAP	21	C914	CAP	20	C920	CAP	19	Q23	TRA_2N7002M	30	R114	RES	34	R284	RES	14
C38	CAP	5	C207	CAP	16	C545	CAP	16	C545	CAP	21	C915	CAP	20	C921	CAP	19	Q24	TRA_2N7002M	30	R115	RES	34	R285	RES	14
C39	CAP	5	C208	CAP	16	C546	CAP	16	C546	CAP	21	C916	CAP	20	C922	CAP	19	Q25	TRA_2N7002M	30	R116	RES	34	R286	RES	14
C40	CAP	5	C209	CAP	34	C547	CAP	16	C547	CAP	21	C917	CAP	20	C923	CAP	19	Q26	TRA_2N7002M	30	R117	RES	34	R287	RES	14
C41	CAP	10	C210	CAP	16	C548	CAP	16	C548	CAP	21	C918	CAP	20	C924	CAP	19	Q27	TRA_2N7002M	30	R118	RES	31	R288	RES	19
C42	CAP	10	C211	CAP	11	C549	CAP	16	C549	CAP	22	C919	CAP	20	C925	CAP	19	Q28	TRA_2N7002M	30	R119	RES	31	R289	RES	19
C43	CAP	5	C212	CAP	16	C550	CAP	16	C550	CAP	22	C920	CAP	20	C926	CAP	19	Q29	TRA_2N7002M	30	R120	RES	31	R290	RES	32
C44	CAP	5	C213	CAP	16	C551	CAP	16	C551	CAP	21	C921	CAP	20	C927	CAP	19	Q30	TRA_2N7002M	30	R121	RES	33	R291	RES	32
C45	CAP	5	C214	CAP	16	C552	CAP	16	C552	CAP	21	C922	CAP	20	C928	CAP	19	Q31	TRA_2N7002M	30	R122	RES	33	R292	RES	14
C46	CAP	5	C215	CAP	16	C553	CAP	16	C553	CAP	21	C923	CAP	20	C929	CAP	19	Q32	TRA_2N7002M	30	R123	RES	33	R293	RES	32
C47	CAP	5	C216	CAP	16	C554	CAP	16	C554	CAP	21	C924	CAP	20	C930	CAP	19	Q33	TRA_2N7002M	30	R124	RES	33	R294	RES	14
C48	CAP	5	C217	CAP	16	C555	CAP	16	C555	CAP	21	C925	CAP	20	C931	CAP	19	Q34	TRA_2N7002M	30	R125	RES	33	R295	RES	14
C49	CAP	5	C218	CAP	16	C556	CAP	16	C556	CAP	21	C926	CAP	20	C932	CAP	19	Q35	TRA_2N7002M	30	R126	RES	33	R296	RES	19
C50	CAP	5	C219	CAP	16	C557	CAP	16	C557	CAP	21	C927	CAP	20	C933	CAP	19	Q36	TRA_2N7002M	30	R127	RES	31	R297	RES	19
C51	CAP_P	33	C220	CAP	23	C558	CAP	14	C558	CAP	21	C928	CAP	20	C934	CAP	19	Q37	TRA_2N7002M	30	R128	RES	8	R298	RES	23
C52	CAP	5	C221	CAP	16	C559	CAP	14	C559	CAP	21	C929	CAP	20	C935	CAP	19	Q38	TRA_2N7002M	30	R129	RES	33	R299	RES	19
C53	CAP	5	C222	CAP	16	C560	CAP	14	C560	CAP	21	C930	CAP	20	C936	CAP	19	Q39	TRA_2N7002M	30	R130	RES	33	R300	RES	23
C54	CAP	5	C223	CAP	16	C561	CAP	14	C561	CAP	21	C931	CAP	20	C937	CAP	19	Q40	TRA_2N7002M	30	R131	RES	31	R301	RES	12
C55	CAP	5	C224	CAP	16	C562	CAP	14	C562	CAP	21	C932	CAP	20	C938	CAP	19	Q41	TRA_2N7002M	30	R132	RES	7	R302	RES	11
C56	CAP	5	C225	CAP	16	C563	CAP	14	C563	CAP	21	C933	CAP	20	C939	CAP	19	Q42	TRA_2N7002M	30	R133	RES	7	R303	RES	12
C57	CAP	33	C226	CAP	16	C564	CAP	16	C564	CAP	21	C934	CAP	20	C940	CAP	19	Q43	TRA_2N7002M	30	R134	RES	14	R304	RES	19
C58	CAP	33	C227	CAP	16	C565	CAP	16	C565	CAP	21	C935	CAP	20	C941	CAP	19	Q44	TRA_2N7002M	30	R135	RES	14	R305	RES	19
C59	CAP	5	C228	CAP	16	C566	CAP	16	C566	CAP	21	C936	CAP	20	C942	CAP	19	Q45								

