

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
		B		322174	PRODUCTION RELEASED	DATE	DATE
						04/02/04?	

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15


Fri Apr 2 16:49:30 2004

BOM OPTIONS (IN COMMON PARTS)


STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6570	1	SCHEM,MLB,PB15	SCH1	
820-1600	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____		DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____		ENG APPD	MFG APPD		
x.xxx : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, MLB, PB15 DRAWING NUMBER 051-6570 REV. B
				SHT 1 OF 44	



POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA	
1	SIGNAL (1/2 OZ + COPPER PLATING)
2	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
3	PREPREG (3 MIL) / GROUND (1/2 OZ)
4	CORE (3 MIL) / SIGNAL (1/2 OZ)
5	PREPREG (5 MIL) / CUT POWER PLANE (1 OZ)
6	CORE (5 MIL) / CUT POWER PLANE (1 OZ)
7	PREPREG (5 MIL) / SIGNAL (1/2 OZ)
8	CORE (3 MIL) / GROUND (1/2 OZ)
9	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
10	PREPREG (3 MIL) / SIGNAL (1/2 OZ + COPPER PLATING)


BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	4 OF 44	B



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2855	1	IC, APOLLO7 PM, R1.1, 1.50GHZ, 1.24V CORE U56		CRITICAL	CPU_BST
337S2856	1	IC, APOLLO7 PM, R1.1, 1.33GHZ, 1.18V CORE U56		CRITICAL	CPU_BTR

(Nap Voltage=0.98V for both Config.)


OMIT
U56
 1.XXGHZ
 APOLLO7-1.XXV
 BGA
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1005	1	RES, MF, 1/16W, 100k ohm, 1%, 0402, SMD R449 (R1)			CPU_BTR

MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	OF	
NONE	5	44	





BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON

OMIT
U56
1.XXGHZ
BGA
(2 OF 3)


APOLLO7-1.XXV

OMIT
U56
1.XXGHZ
BGA
(3 OF 3)

APOLLO7-1.XXV



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240_FW_GT4_BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	6 OF 44

CPU PLL CONFIG CIRCUITRY





STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6570	B
SCALE	SHT	7 OF 44
NONE		

INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D43 - SELPCISREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS


BIT 32 TO 39

BIT 40 TO 47

BIT 48 TO 55

INTREPID BOOT STRAPS

BIT 56 TO 63




U51 (1 OF 9) CRITICAL MAXBUS INTERFACE

36 8 CPU_BR_L	E29	BR INPUT	INTREPID-REV2.1
36 8 CPU_BG_L	E26	BG NO BUS KEEPER	BGA
36 8 CPU_TS_L	B27	TS NO BUS KEEPER	
36 8 CPU_ADDR<0>	D24	A_0	
36 8 CPU_ADDR<1>	D25	A_1	
36 8 CPU_ADDR<2>	A27	A_2	
36 8 CPU_ADDR<3>	E24	A_3	
36 8 CPU_ADDR<4>	G23	A_4	
36 8 CPU_ADDR<5>	B26	A_5	
36 8 CPU_ADDR<6>	A26	A_6	
36 8 CPU_ADDR<7>	D23	A_7	
36 8 CPU_ADDR<8>	A25	A_8	
36 8 CPU_ADDR<9>	E23	A_9	
36 8 CPU_ADDR<10>	J22	A_10	
36 8 CPU_ADDR<11>	B25	A_11	
36 8 CPU_ADDR<12>	H22	A_12	
36 8 CPU_ADDR<13>	G22	A_13	
36 8 CPU_ADDR<14>	D22	A_14	
36 8 CPU_ADDR<15>	B24	A_15	
36 8 CPU_ADDR<16>	B23	A_16	
36 8 CPU_ADDR<17>	E22	A_17	
36 8 CPU_ADDR<18>	J21	A_18	
36 8 CPU_ADDR<19>	G21	A_19	
36 8 CPU_ADDR<20>	E21	A_20	
36 8 CPU_ADDR<21>	A24	A_21	
36 8 CPU_ADDR<22>	D21	A_22	
36 8 CPU_ADDR<23>	A23	A_23	
36 8 CPU_ADDR<24>	H20	A_24	
36 8 CPU_ADDR<25>	B22	A_25	
36 8 CPU_ADDR<26>	H21	A_26	
36 8 CPU_ADDR<27>	A22	A_27	
36 8 CPU_ADDR<28>	E20	A_28	
36 8 CPU_ADDR<29>	B21	A_29	
36 8 CPU_ADDR<30>	D20	A_30	
36 8 CPU_ADDR<31>	A21	A_31	
36 8 CPU_CI_L	G26	CI	
36 8 CPU_GBL_L	A29	GBL	
36 8 CPU_TBST_L	A28	TBST	
36 8 CPU_TSIZ<0>	G24	TSIZ_0	
36 8 CPU_TSIZ<1>	H24	TSIZ_1	
36 8 CPU_TSIZ<2>	D26	TSIZ_2	
36 8 CPU_TT<0>	E25	TT_0	
36 8 CPU_TT<1>	G25	TT_1	
36 8 CPU_TT<2>	B28	TT_2	
36 8 CPU_TT<3>	D27	TT_3	
36 8 CPU_TT<4>	J25	TT_4	
36 8 CPU_WT_L	D28	WT	
36 8 CPU_AACK_L	B29	AACK NO BUS KEEPER - PU	
36 8 CPU_ARTRY_L	H23	ARTRY NO BUS KEEPER - PU	
36 8 CPU_HIT_L	B31	HIT INPUT - PU	
36 8 CPU_QREQ_L	A32	QREQ INPUT - PD	
36 8 CPU_QACK_L	G27	QACK NO BUS KEEPER - ?	
29 INT_SUSPEND_REQ_L	AK9	SUSPENDREQ	
29 INT_SUSPEND_ACK_L	AMB	SUSPENDACK	
35 INT_CPUFB_IN	J24	NO BUS KEEPER - PU DBG	
35 INT_CPUFB_OUT	H16	CPU_FB_OUT	
35 SYSCLK_LA_TP	G8	ANALYZER_CLK	
35 CPU_CLK_EN	AH9	STOPCPUCLK	
INTREPID ACS REF	H13	ACS_REF	
35 SYSCLK_CPU_UP	J15	CPU_CLK	
35 CPU_TBEN	A31	INTREPID OUTPUTS HIGH BY DEFAULT	
		VSSA_7 (PLL5)	

FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE

Vin = Intrepid Vcore (1.5V)
Vout = MaxBus rail (1.8V)



MaxBus output impedance

111: 28.6 ohm
011: 33.3 ohm
101: 40 ohm
001: 50 ohm
110: 66.6 ohm
010: 100 ohm
100: 200 ohm
000: 200 ohm

Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
SCALE	NONE	SHT	8	OF	44

APPLE COMPUTER INC.

D

C

B

A


SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS

U51 INTREPID-REV2.1 (2 OF 9) CRITICAL

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC0_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC0_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC0_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC0_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L_TP
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L_TP
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_L_UF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_L_UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0_L_UF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYSCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYSCLK_DDRCLK_B1_L_UF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			

MEM_VREF



CLOCKS


CS

CKE


ADDR

BA


CNTL



1MB BOOT ROM



Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1460	1	IC, BootRom Q16A	U11	CRITICAL	?

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	9 OF 44

BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	10 44




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting




ADDR=0XA0 (WR) / 0XA1 (RD)


ADDR=0XA2 (WR) / 0XA3 (RD)




PCI PULL-UPS




AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)



SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE




AGP PULL-UPS/PULL DOWNS




INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
	SCALE	NONE	SHT	12	OF	44



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR	N/A	N/A	J14 - PG 25	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 25	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 25	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6570 B	
SCALE	SHT	13 44
NONE		

USB PORT ASSIGNMENTS





PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: DRAWING NUMBER: REV. D 051-6570 B

SCALE: NONE SHT: 14 OF 44



APPLE COMPUTER INC.




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y2	Alt. for Siward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG




Intrepid Power


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 B	
SCALE		SHT	
NONE		15	44


INTREPID MAXBUS DECOUPLING




INTREPID AGP I/O DECOUPLING




INTREPID DDR DECOUPLING




INTREPID CORE DECOUPLING



INTREPID 3.3V DECOUPLING



INTREPID/MAIN 2.5V DECOUPLING




Place these 2.5V Decoupling Caps near the Edge of +2.5V_MAIN and +2.5V_INTREPID split

Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
	SCALE	SHT	
	NONE	16	44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
		D 051-6570	B
SCALE	NONE	SHT	17 OF 44



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6570 B	REV.
	SCALE NONE	SHEET 18	TOTAL SHEETS 44

SIL1162 DVI-Compliant Transmitter



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0318	197S0048		G1	Alt. for Sward Part


M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6570	B
SHEET		19	OF 44



Int.TMDS Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

U47
 RAGE MOBILITY
 M11-CSP64
 64MB
 BGA
 (5 OF 6)

36	ATI DVOD<0>	AJ5	ZV_LCDDATA1	
36	ATI DVOD<1>	AK5	ZV_LCDDATA1	
36	ATI DVOD<2>	AG6	ZV_LCDDATA2	
36	ATI DVOD<3>	AH6	ZV_LCDDATA3	
36	ATI DVOD<4>	AK6	ZV_LCDDATA4	
36	ATI DVOD<5>	AJ7	ZV_LCDDATA5	
36	ATI DVOD<6>	AG7	ZV_LCDDATA6	
36	ATI DVOD<7>	AH7	ZV_LCDDATA7	
36	ATI DVOD<8>	AJ7	ZV_LCDDATA8	
36	ATI DVOD<9>	AK7	ZV_LCDDATA9	
36	ATI DVOD<10>	AG8	ZV_LCDDATA10	
36	ATI DVOD<11>	AH8	ZV_LCDDATA11	
38	ATI DVOD<12>	NC	AJ8	ZV_LCDDATA12
38	ATI DVOD<13>	NC	AK8	ZV_LCDDATA13
38	ATI DVOD<14>	NC	AG9	ZV_LCDDATA14
38	ATI DVOD<15>	NC	AH9	ZV_LCDDATA15
38	ATI DVOD<16>	NC	AJ9	ZV_LCDDATA16
38	ATI DVOD<17>	NC	AK9	ZV_LCDDATA17
38	ATI DVOD<18>	NC	AG10	ZV_LCDDATA18
38	ATI DVOD<19>	NC	AH10	ZV_LCDDATA19
38	ATI DVOD<20>	NC	AJ10	ZV_LCDDATA20
38	ATI DVOD<21>	NC	AK10	ZV_LCDDATA21
38	ATI DVOD<22>	NC	AG11	ZV_LCDDATA22
38	ATI DVOD<23>	NC	AH11	ZV_LCDDATA23
36	ATI DVO VSYNC	AJ4	ZV_LCDCNTL0	
36	ATI DVO HSYNC	AK4	ZV_LCDCNTL1	
36	ATI DVOD DE	AH5	ZV_LCDCNTL2	
36	ATI DVO CLK	AG5	ZV_LCDCNTL3	
36	ATI AGP FBSKEW<0>	AJ2	GPIO0	
36	ATI AGP FBSKEW<1>	AK2	GPIO1	
36	ATI XICLK SKEW<0>	AH3	GPIO2	
36	ATI XICLK SKEW<1>	AG3	GPIO3	
36	ATI BUS CFG<0>	AH2	GPIO4	
36	ATI BUS CFG<1>	AJ1	GPIO5	
36	ATI BUS CFG<2>	AF4	GPIO6	
36	ATI GPIO7 SPN	AH1	GPIO7	
36	ATI GPIO8 PD	AG3	GPIO8	
36	ATI GPIO9 SPN	AF3	GPIO9	
36	ATI GPIO10 SPN	AG2	GPIO10	
36	ATI GPIO11 SPN	AF2	GPIO11	
36	ATI GPIO12 SPN	AG1	GPIO12	
36	ATI GPIO13 SPN	AF1	GPIO13	
36	HPD_PWR_SNS_EN	AE2	GPIO14	
36	GPU VCORE CNTL_L	AE1	GPIO15	
36	ATI SSCLK IN	MI	GPIO16	
37	ATI TMDS DN<0>	AJ13	TX0M	
37	ATI TMDS DP<0>	AK13	TX0P	
37	ATI TMDS DN<1>	AJ14	TX1M	
37	ATI TMDS DP<1>	AK14	TX1P	
37	ATI TMDS DN<2>	AJ15	TX2M	
37	ATI TMDS DP<2>	AK15	TX2P	
37	ATI TMDS CLKN	AK12	TXCM	
37	ATI TMDS CLPK	AJ12	TXCP	
35	ATI CLK27M IN	AJ29	XTALIN	
35	ATI CLK27M OUT	AJ30	XTALOUT	
35	ATI TESTEN	AH24	TESTEN	
35	VSS	B24	VSS	
35	VSS	B20	VSS	
35	VSS	A24	VSS	

GPU VCORE SUPPLY

WHEN VCORE CNTL HIGH => 1.2V
 $1.2V = 0.8V * (1 + R329 / (R328 // R330))$
 WHEN VCORE CNTL LOW => 1.0V
 $1.0V = 0.8V * (1 + R329 / R330)$


Place all TMDS 10 ohms close to GPU

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
SCALE	NONE	SHT	20	44	



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 B	
SCALE	SHT	REV.	
	21	44	

EXTERNAL VIDEO (DVI) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
SCALE	NONE	SHEET	22	TOTAL SHEETS	44


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS




SLEEP LED




TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS



KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	23 44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)



EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID



OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-6570 B	
SCALE	SHT	24 44




APPLE COMPUTER INC.

LEFT I/O & AUDIO BOARD (LIO)

USB MODEM/SOFT MODEM RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE

FAN CONTROLLER



CPU FAN

GPU FAN



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	NONE	SHT	25 44

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

MARVELL 88E1111

10/100/1000 ETHERNET


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6570 B

SCALE: NONE SHEET: 26 OF 44



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Sward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6570 B	
		SHT	27 44


CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394A V1.33



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6570 B	
SCALE		SHT	OF
NONE		28	44



UNDERVOLTAGE RESET CIRCUIT

PMU KEYBOARD RESET CIRCUIT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6570 B

SCALE: SHT: 29 44

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{REFIN} / V_{VCTL}))$$
 For 4.15V cells, $V_{CTL} = 0.123 \text{ REFIN}$
 For 4.20V cells, $V_{CTL} = 0.245 \text{ REFIN}$

$$I_{CHG} = (0.2048 / R_{62}) * (V_{REFIN} / V_{ICTL})$$


BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	DRAWING NUMBER D 051-6570 B	REV.
		30 44



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY


BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
	SCALE	NONE	SHT	31	44	

3.3V/5V MAIN SUPPLY



DCDC_EN TRUTH TABLE

PMU_POWER_UP	LSLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

SLEEP LEVEL SHIFTER (3V -> 5V)

- +5V_SLEEP LOADS**
- 1) FAN
 - 2) Headphone amplifier
 - 3) OPTICAL DRIVE
 - 4) DVI
 - 5) TRACKPAD

- +3V_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
 - 2) INTREPID - I2C PULLUPS & OSCILLATOR
 - 3) MAP31 - 3V RAIL (IF USING D3COLD)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
 - 7) BOOT BANGER
 - 8) HARD DRIVE (IF USING 3V LOGIC)
 - 9) WIRELESS
 - 10) PMU - I2C PULLUPS

3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	32 44	
NONE			


VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)
















1.250V->0.975V 1.50Ghz
1.200V->0.975V 1.33Ghz
(value without offset)


NOTE: When U15 MUX is removed => NO SW Support, R794,R795,R796&R797 have to be stuffed



Keep trace fat (40-100 mils) and short!!



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,C51,C52,C77,C78,C91,C92,C111	C51,C52,C77,C78,C91,C92,C111	CRITICAL	



Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

OUTPUT VOLTAGE

V _{DAC}	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	1	1
1.90	1.225	0	0	1	0	0
1.85	1.200	0	0	1	1	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	1	0	1
1.30	0.925	1	1	1	0	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is

When A/B_ is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, A/V = B/V


GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage. VREF = 2.0V, HENCE VOFFSET = 2.0V*0.85*(Rb / Ra) AND VCORE = VDAC + VOFFSET. NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)
1.50Ghz 1.280V->0.990V
1.33Ghz 1.220V->0.990V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11482003	1	RES, MF, 1/16W, 2K OHM, 1%, 0402, SMD	R97	7	CPU_BTR
11485903	1	RES, MF, 1/16W, 5.9K OHM, 1%, 0402, SMD	R93	7	CPU_BTR

ROUTE AS DIFFERENTIAL PAIR Fmax Test Connections




VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6570 B	REV.	
SCALE	NONE	SHT	33		44

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570 B	
SCALE	SHT	34 44	
NONE			

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PMU	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
TRACKPAD	+3V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10



GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD_VIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD_VOUT	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INTREPID	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	PLLS	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
		+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
+1.5V_INTREPID_PLL2		VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
+1.5V_INTREPID_PLL3		VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
+1.5V_INTREPID_PLL4		VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
+1.5V_INTREPID_PLL5		VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
+1.5V_INTREPID_PLL6		VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
+1.5V_INTREPID_PLL7		VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
AIRPORT	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
CARDBUS	+3V_SLEEP_PCCARD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ATI M11	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
ETHERNET	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
NEC USB2.0	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	2.5V_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
MAX1717	MAX1715_TON	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_SKIP	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
LTC1778	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_CC	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TIME	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_VGATE	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
LTC3411	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
LTC1962 INT PLLS	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	GPU_VCORE_SW_F	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1778_I0N	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_I0H	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_I0H_RC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_VFB	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_FCB	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1778_VRNG	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
CY28512D LMU CONN OPT DRIVER	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_SW_F	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_VFB	VOLTAGE=1.8V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_I0H_RC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_I0H	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_SYNC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC3411_SHDN	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	LTC1962_INT_VIN	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+3V_MAIN_SSCG	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_LMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+5V_SLEEP_OPT	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE DRAWING NUMBER REV.

D 051-6570 B

SCALE NONE SHT 38 44

APPLE COMPUTER INC.

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG_ASIC_TMS	TRUE		13 26
	JTAG_ASIC_TDI	TRUE		13
	JTAG_ASIC_TDO_TP	TRUE		13 26
	JTAG_ASIC_TCK	TRUE		13 26
	JTAG_ASIC_TRST_L	TRUE		13 26
	CPU_CHKSTP_OUT_L	TRUE		5
	CPU_SRESET_L	TRUE		5
	CPU_HRESET_L	TRUE		5 6 7
	JTAG_CPU_TMS	TRUE		5 6
	JTAG_CPU_TDI	TRUE		5 6
	JTAG_CPU_TDO_TP	TRUE		5 6
	JTAG_CPU_TCK	TRUE		5 6
	JTAG_CPU_TRST_L	TRUE		5 6
	INT_JTAG_TDI	TRUE		13
	INT_TST_MONIN_PD	TRUE		13
	INT_TST_MONOUT_TP	TRUE		13
	INT_TST_PLEN_PD	TRUE		13
	INT_I2C_CLK0	TRUE		6 11 13 23
	INT_I2C_DATA0	TRUE		6 11 13 23
	INT_I2C_CLK1	TRUE		13 14 25
INT_I2C_DATA1	TRUE		13 14 25	
PWR/GND	+PBUS	TRUE		38
	+24V_PBUS	TRUE		38
	GPU_VCORE	TRUE		19 20 38
	1778_VFB	TRUE		20 38
	CPU_VCORE_SLEEP	TRUE		5 6 33 38
	VCORE_FB	TRUE		23 38
	+1_8V_MAIN	TRUE		38
	+2_5V_MAIN	TRUE		38
	+5V_MAIN	TRUE	2	38 39
	+5V_SLEEP	TRUE		38 39
	+3V_MAIN	TRUE	4	23 38
	+3V_PMU	TRUE		38
CARDBUS DVI	CBUS_DET_1_L	TRUE		2000
	CBUS_DET_2_L	TRUE		2000
	TMDS_DH<0..2>	TRUE		1000
	TMDS_DP<0..2>	TRUE		1000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
	LVDS	LVDS_L0N	TRUE	
LVDS_L0P		TRUE		1000
LVDS_L1N		TRUE		1000
LVDS_L1P		TRUE		1000
LVDS_L2N		TRUE		1000
LVDS_L2P		TRUE		1000
CLKLVDS_LN		TRUE		1000
CLKLVDS_LP		TRUE		1000
LVDS_DDC_CLK		TRUE		1000
LVDS_DDC_DATA		TRUE		1000
+3V_LCD		TRUE	2	2000
+3V_SLEEP		TRUE		2000
INVERTER	+14V_INV	TRUE		2000
	+5V_INV_SW	TRUE		2000
	BRIGHT_PWM	TRUE		2000
	INV_GND	TRUE		2000
S-VIDEO	TV_C	TRUE		1000
	TV_Y	TRUE		2000
	TV_COMP	TRUE		2000
	TV_GND1	TRUE		2000
	TV_GND2	TRUE		2000
	INT_I2S0_SND_TO_DAC	TRUE		1000
	INT_I2S0_SND_LRCLK	TRUE		1000
	INT_I2S0_SND_MCLK	TRUE		1000
	INT_I2S0_SND_SCLK	TRUE		1000
	INT_I2S0_SND_FROM_ADC	TRUE		1000
LIO	SND_HP_MUTE_L	TRUE		1000
	SND_HP_MUTE	TRUE		1000
	SND_HW_RESET_L	TRUE		1000
	SND_HP_SENSE_L	TRUE		1000
	SND_LIN_SENSE_L	TRUE		1000
	INT_I2C_CLK2	TRUE		1000
	INT_I2C_DATA2	TRUE		1000
	ADAPTER_DET	TRUE		1000
	CHARGE_LED_L	TRUE		1000
	NEC_LUSB_OCI_UF	TRUE		1000
	NEC_LUSB_PPON	TRUE		1000
	+5V_MAIN	TRUE	2	2000
	+5V_SLEEP	TRUE	2	3000
	+3V_SLEEP	TRUE		2000
	+3V_SLEEP	TRUE		2000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
USB	NEC_USB_DAM	TRUE		17 25 37	
	NEC_USB_DAP	TRUE		17 25 37	
	NEC_USB_DBM	TRUE		17 25 37	
	NEC_USB_DBP	TRUE		17 25 37	
	BT_USB_DM	TRUE		14 25 37	
	BT_USB_DP	TRUE		14 25 37	
	MODEM_USB_DM	TRUE		14 25 37	
	MODEM_USB_DP	TRUE		14 25 37	
	NEC_RUSB_PPON	TRUE		17 25	
	NEC_RUSB_OCI_UF	TRUE		17 25	
	PCI_AD<0..31>	TRUE		1000	
	PCI_FRAME_L	TRUE		1000	
	PCI_TRDY_L	TRUE		1000	
	PCI_IRDY_L	TRUE		1000	
	PCI_DEVSEL_L	TRUE		1000	
	PCI_STOP_L	TRUE		1000	
	PCI_PAR	TRUE		1000	
	RT. USB WIRELESS	AIRPORT_PCI_REQ_L	TRUE		1000
AIRPORT_PCI_GNT_L		TRUE		1000	
AIRPORT_PCI_INT_L		TRUE		1000	
MAIN_RESET_L		TRUE		1000	
CLK33M_AIRPORT		TRUE		1000	
PMU_PME_L		TRUE		1000	
ROM_ONBOARD_CS_L		TRUE		1000	
ROM_OE_L		TRUE		1000	
ROM_CS_L		TRUE		1000	
ROM_RW_L		TRUE		1000	
RF_DISABLE_L		TRUE		1000	
AIRPORT_CLKRUN_L		TRUE		1000	
+3V_AIRPORT		TRUE		2000	
+3V_AIRPORT		TRUE	4	1000	
+3V_AIRPORT		TRUE	6	1000	
OPTICAL		EIDE_OPTICAL_DATA<0..15>	TRUE		2000
		EIDE_OPTICAL_DMA_RQ	TRUE		2000
		EIDE_OPTICAL_READ_L	TRUE		2000
	EIDE_OPTICAL_DMAACK_L	TRUE		2000	
	EIDE_OPTICAL_ADDR<0..2>	TRUE		2000	
	EIDE_OPTICAL_CS0_L	TRUE		2000	
	EIDE_OPTICAL_CS1_L	TRUE		2000	
	EIDE_OPTICAL_RST_L	TRUE		2000	
	EIDE_OPTICAL_WR_L	TRUE		2000	
	EIDE_OPTICAL_IOCHRDY	TRUE		2000	
	EIDE_OPTICAL_INT	TRUE		2000	
	TRACKPAD	+5V_TPAD_SLEEP	TRUE		3000
TPAD_F_TXD		TRUE		3000	
TPAD_F_RXD		TRUE		3000	
LID_CLOSED_L		TRUE		3000	
+3V_HALL_EFFECT		TRUE		3000	
SOFT_PWR_ON_L		TRUE		3000	
MODEM/ SERIAL	COMM_RESET_L	TRUE		4000	
	COMM_SHUTDOWN	TRUE		4000	
	COMM_RING_DET_L	TRUE		4000	
	COMM_TXD_L	TRUE		4000	
	COMM_TRXC	TRUE		4000	
	COMM_GPIO_L	TRUE		4000	
	COMM_DTR_L	TRUE		4000	
	COMM_RTS_L	TRUE		4000	
	COMM_RXD	TRUE		4000	
	KEYBOARD	KBD_ID	TRUE		3000
		KBD_INTL	TRUE		3000
		KBD_JIS	TRUE		3000
KBD_CAPSLOCK_LED		TRUE		3000	
KBD_NUMLOCK_LED		TRUE		3000	
KBD_FUNCTION_L		TRUE		3000	
KBD_COMMAND_L		TRUE		3000	
KBD_OPTION_L		TRUE		3000	
KBD_CONTROL_L		TRUE		3000	
KBD_SHIFT_L		TRUE		3000	
KBD_X<0..9>		TRUE		3000	
KBD_Y<0..7>		TRUE		3000	
BATTERY	+BATT_POS	TRUE	(100 MIL PROBE PREFERRED)	1000	
	BATT_NEG	TRUE	(100 MIL PROBE PREFERRED)	1000	
	BATT_CLK	TRUE		1000	
	BATT_DATA	TRUE		1000	
	PMU_BATT_DET_L	TRUE		1000	
FANS	+FAN_PWR	TRUE		3000	
	FAN1_TACH	TRUE		3000	
	FAN2_TACH	TRUE		3000	
	FAN1_GND	TRUE		3000	
	FAN2_GND	TRUE		3000	
ETHERNET	MDI_P<0..3>	TRUE		1000	
	MDI_M<0..3>	TRUE		1000	
FIREWIRE	FW_TP00P	TRUE		1000	
	FW_TP00N	TRUE		1000	
	FW_TP00R	TRUE		1000	
	FW_TP10P	TRUE		1000	
	FW_TP10N	TRUE		1000	
	FW_VGND	TRUE		1000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000
	FW_TP01N	TRUE		1000
	FW_TP11P	TRUE		1000
	FW_TP11N	TRUE		1000
	FW_VGND	TRUE		1000
DC PWR IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
LMU/ALS	ST7_SLEEP_LED_H	TRUE		23
	PMU_SLEEP_LED	TRUE		23
	PMU_LID_CLOSED_L	TRUE		23 29
	LMU_DETECT	TRUE		23
MISC.	SLEEP_LED	TRUE	(100 MIL PROBE PREFERRED)	23
	PMU_KB_RESET_L	TRUE		29
	SLEEP	TRUE		23 25 29 32 34
	PMU_CPU_HRESET_L	TRUE		6 29
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		29 33
	+3V_PMU_RESET	TRUE		29 33

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6570 B REV. 39 OF 44

REVISION HISTORY

Proto/EVT Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol
- 2. Connect OVDSENSE to MAXBUS SLEEP
- 3. Modify SRW0, SRW1 and IARVY0 connection
- 4. Connect SENSEADD to CPU_VCORE_SLEEP (PAGE 5)
- 5. Connect SENSEVDD to CPU_VCORE_SLEEP
- 6. Connect SENSEGND to GND
- 7. Add 4 pcs 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
- 8. Connect TEMP_ANODE and TEMP_CATHODE to ADT7460
- 9. Modify CPU PLL config
- 10. Add 0 ohm resistor on CG_FSEL Interpid side(R450)
- 11. Replace U4 symbol
- 12. Change R743 from 2m ohm to 1m ohm
- 13. Change R734, C781, C788, C793, C797, C802 from 220uF to 330uF
- 14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU_VCORE setting.
- 12/02/03 - 1. Modify CPU_BTR CPU_VCORE VID setting
- 12/05/03 - 1. Add CPU_AVDD LDO (Page 5)
- 2. Change Q45 and Q41 to IRF7805 (376S0035)
- 3. Change Q47 and Q42 to IRF7911W (376S0104)
- 4. Change R402 and R405 to 10 ohm resistors
- 5. Connect INT_TDO from Intrepid to Cypress Chip PD* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5V adjust
- 2. Modify CPU_VCORE setting to Motorola hew spec
- 3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V_MAIN to +3V_SLEEP
- 2. Connect INT_TDO from Intrepid to Marvell 88E1111(U43)
- 3. Add R755,R756,R758,R759 for power rail

DVT Release (Rev. 02)

- 01/30/04 - 1. Add Soft Modem(Pin#1) 10K pull-up at J15.7 (Pg 25)
- 2. Add Bom Table for R37 2.2K Ohm VCore Offset (Pg 33)
- 02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)
- 2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

DVT Release (Rev. 03)

- 02/12/04 - 1. CPU_VCore adjustment for V1.1 A7PM CPU (Pg 33)
- 2. CPU_AVDD adjustment for V1.1 A7PM CPU (Pg 5)
- 3. INT_TMD5 Termination change to 0 ohm, Qty:8 (Pg 20)
- 4. AGP I/O VREF voltage divider change to both 1K ohm (Pg 12)

DVT Release (Rev. 04)

- 02/13/04 - 1. INT. TMD5 Termination change to 2* 49.9ohm = 100ohm (Pg 20)

PVT Release (Rev. A)

- 03/11/04 - 1. INT. TMD5 Termination change to 2* 75 ohm = 150ohm (except CLK pair) (Pg 20)
- 2. USB series termination near NEC PHY change to 47 ohm (Pg 17)

PVT Release (Rev. A)

- 04/02/04 - 1. USB series termination near NEC PHY change to 43.2 ohm (Pg 17)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6570	B
SCALE	SHT		
NONE	40	44	

Table with 8 columns and multiple rows of text. The columns are numbered 1 through 8 at the top and bottom. The text contains various alphanumeric codes and symbols, likely representing a technical specification or data set. The table is divided into sections labeled A, B, C, and D.

	8	7	6	5	4	3	2	1		
D	R408 RES 32 R409 RES 32 R410 RES 32 R411 RES 27 R412 RES 27 R413 RES 27 R414 RES 27 R415 RES 27 R416 RES 27 R417 RES 27 R418 RES 27 R419 RES 27 R420 RES 26 R421 RES 26 R422 RES 26 R423 RES 26 R424 RES 26 R425 RES 26 R426 RES 26 R427 RES 26 R428 RES 26 R429 RES 26 R430 RES 26 R431 RES 26 R432 RES 26 R433 RES 26 R434 RES 26 R435 RES 26 R436 RES 26 R437 RES 26 R438 RES 26 R439 RES 26 R440 RES 26 R441 RES 26 R442 RES 26 R443 RES 27 R444 RES 27 R445 RES 26 R446 RES 28 R447 RES 28 R448 RES 28 R449 RES 14 R450 RES 14 R451 RES 28 R452 RES 5 R453 RES 5 R454 RES 25 R455 RES 5 R456 RES 22 R457 RES 14 R458 RES 22 R459 RES 22 R460 RES 22 R461 RES 28 R462 RES 22 R463 RES 22 R464 RES 28 R465 RES 28 R466 RES 28 R467 RES 14 R468 RES 14 R469 RES 22 R470 RES 22 R471 RES 28 R472 RES 22 R473 RES 22 R474 RES 22 R475 RES 22 R476 RES 22 R477 RES 22 R478 RES 22 R479 RES 22 R480 RES 22 R481 RES 22 R482 RES 22 R483 RES 22 R484 RES 22 R485 RES 22 R486 RES 27 R487 RES 27 R488 RES 27 R489 RES 27 R490 RES 27 R491 RES 27 R492 RES 27 R493 RES 27 R494 RES 27 R495 RES 27 R496 RES 27 R497 RES 27 R500 RES 27 R501 RES 27 R502 RES 27 R503 RES 26 R504 RES 26 R505 RES 31 R506 RES 26 R507 RES 33 R508 RES 27 R509 RES 27 R510 RES 27 R511 RES 27 R512 RES 27 R513 RES 26 R514 RES 27 R515 RES 27 R516 RES 27 R517 RES 27 R518 RES 27 R519 RES 25 R520 RES 25 R521 RES 32 R522 RES 32 R523 RES 32 R524 RES 32 R525 RES 34 R526 RES 34 R527 RES 34 R528 RES 34 R529 RES 34 R530 RES 25 R531 RES 34 R532 RES 34 R533 RES 32 R534 RES 32 R535 RES 34 R536 RES 34 R537 RES 32 R538 RES 32 R539 RES 32 R540 RES 24 R541 RES 24 R542 RES 24 R543 RES 22 R544 RES 22 R545 RES 24 R546 RES 24 R547 RES 25 R548 RES 20 R549 RES 20 R550 RES 32 R551 RES 32 R552 RES 12 R553 RES 12 R554 RES 20 R555 RES 20 R556 RES 34 R557 RES 20 R558 RES 29 R559 RES 29 R560 RES 29 R561 RES 29 R562 RES 29 R563 RES 29 R564 RES 29 R565 RES 29 R566 RES 29 R567 RES 29 R568 RES 29 R569 RES 29 R570 RES 29 R571 RES 29 R572 RES 29 R573 RES 29 R574 RES 29 R575 RES 29	R576 RES 29 R577 RES 23 R578 RES 24 R579 RES 24 R580 RES 29 R581 RES 29 R582 RES 29 R583 RES 29 R584 RES 29 R585 RES 29 R586 RES 29 R587 RES 29 R588 RES 29 R589 RES 29 R590 RES 29 R591 RES 29 R592 RES 29 R593 RES 29 R594 RES 29 R595 RES 29 R596 RES 29 R597 RES 29 R598 RES 29 R599 RES 29 R600 RES 29 R601 RES 34 R602 RES 29 R603 RES 23 R604 RES 31 R605 RES 31 R606 RES 17 R607 RES 17 R608 RES 17 R609 RES 17 R610 RES 17 R611 RES 23 R612 RES 17 R613 RES 17 R614 RES 17 R615 RES 17 R616 RES 23 R617 RES 5 R618 RES 8 R619 RES 8 R620 RES 5 R621 RES 8 R622 RES 8 R623 RES 5 R624 RES 8 R625 RES 8 R626 RES 8 R627 RES 8 R628 RES 8 R629 RES 8 R630 RES 13 R631 RES 33 R632 RES 17 R633 RES 25 R634 RES 33 R635 RES 14 R636 RES 17 R637 RES 6 R638 RES 8 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8 R646 RES 8 R647 RES 33 R648 RES 8 R649 RES 8 R650 RES 8 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 8 R656 RES 8 R657 RES 8 R658 RES 8 R659 RES 25 R660 RES 33 R661 RES 27 R662 RES 33 R663 RES 31 R664 RES 27 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 8 R671 RES 33 R672 RES 33 R673 RES 31 R674 RES 9 R675 RES 33 R676 RES 33 R677 RES 8 R678 RES 8 R679 RES 8 R680 RES 8 R681 RES 26 R682 RES 8 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 25 R687 RES 25 R688 RES 25 R689 RES 25 R690 RES 31 R691 RES 9 R692 RES 6 R693 RES 8 R694 RES 8 R695 RES 8 R696 RES 8 R697 RES 8 R698 RES 8 R699 RES 8 R700 RES 25 R701 RES 25 R702 RES 32 R703 RES 25 R704 RES 25 R705 RES 25 R706 RES 33 R707 RES 6 R708 RES 33 R709 RES 6 R710 RES 30 R711 RES 30 R712 RES 6 R713 RES 30 R714 RES 18 R715 RES 30 R716 RES 32 R717 RES 30 R718 RES 18 R719 RES 18 R720 RES 30 R721 RES 18 R722 RES 18 R723 RES 18 R724 RES 18 R725 RES 30 R726 RES 18 R727 RES 30 R728 RES 29 R729 RES 30 R730 RES 30 R731 RES 30 R732 RES 30 R733 RES 30 R734 RES 30 R735 RES 30 R736 RES 30 R737 RES 24 R738 RES 30 R739 RES 24 R740 RES 30 R741 RES 30 R742 RES 30 R743 RES 33	R744 RES 30 R745 RES 30 R746 RES 14 R747 RES 24 R748 RES 5 R749 RES 25 R750 RES 22 R751 RES 25 R752 RES 25 R753 RES 23 R754 RES 23 R755 RES 5 R756 RES 18 R757 RES 33 R758 RES 23 R759 RES 24 R760 RES 20 R761 RES 20 R762 RES 20 R763 RES 20 R764 RES 20 R765 RES 20 R766 RES 20 R767 RES 20 R768 RES 25 R769 RES 25 R770 RES 25 R771 RES 25 R772 RES 25 R773 RES 25 R774 RES 25 R775 RES 5 R776 RES 25 R777 RES 28 R778 RES 25 R779 RES 20 R780 RES 20 R781 RES 21 R782 RES 21 R783 RES 23 R784 RES 33 R785 RES 33 R786 RES 33 R787 RES 33 R788 RES 17 R789 RES 25 R790 RES 33 R791 RES 23 R792 RES 33 R793 RES 33 R794 RES 33 R795 RES 33 R796 RES 33 R797 RES 33 R798 RES 17 R800 RES 25 R801 RES 25 R802 RES 19 R803 RES 19 R804 RES 19 R805 RES 19 R806 RES 19 R807 RES 25 R808 RES 25 R809 RES 19 R810 RES 19 R811 RES 19 R812 RES 19 R813 RES 19 R814 RES 19 R815 RES 19 R816 RES 19 R817 RES 19 R818 RES 19 R819 RES 19 R820 RES 19 R821 RES 19 R822 RES 19 R823 RES 19 R824 RES 19 R825 RES 19 R826 RES 19 R827 RES 19 R828 RES 19 R829 RES 19 R830 RES 19 R831 RES 19 R832 RES 19 R833 RES 19 R834 RES 19 R835 RES 19 R836 RES 19 R837 RES 19 R838 RES 19 R839 RES 19 R840 RES 20 R841 RES 21 R842 RES 21 R843 RES 21 R844 RES 16 R845 RES 16 R846 RES 8 R847 RES 8 R848 RES 8 R849 RES 8 R850 RES 8 R851 RES 8 R852 RES 8 R853 RES 8 R854 RES 8 R855 RES 8 R856 RES 8 R857 RES 8 R858 RES 8 R859 RES 8 R860 RES 8 R861 RES 8 R862 RES 8 R863 RES 8 R864 RES 8 R865 RES 8 R866 RES 8 R867 RES 8 R868 RES 8 R869 RES 8 R870 RES 8 R871 RES 8 R872 RES 8 R873 RES 8 R874 RES 8 R875 RES 8 R876 RES 8 R877 RES 8 R878 RES 8 R879 RES 8 R880 RES 8 R881 RES 8 R882 RES 8 R883 RES 8 R884 RES 8 R885 RES 8 R886 RES 8 R887 RES 8 R888 RES 8 R889 RES 8 R890 RES 8 R891 RES 8 R892 RES 8 R893 RES 8 R894 RES 8 R895 RES 8 R896 RES 8 R897 RES 8 R898 RES 8 R899 RES 8 R900 RES 8 R901 RES 8 R902 RES 8 R903 RES 8 R904 RES 8 R905 RES 8 R906 RES 8 R907 RES 8 R908 RES 8 R909 RES 8 R910 RES 8 R911 RES 8 R912 RES 8 R913 RES 8 R914 RES 8 R915 RES 8 R916 RES 8 R917 RES 8 R918 RES 8 R919 RES 8 R920 RES 8 R921 RES 8 R922 RES 8 R923 RES 8 R924 RES 8 R925 RES 8 R926 RES 8 R927 RES 8 R928 RES 8 R929 RES 8 R930 RES 8 R931 RES 8 R932 RES 8 R933 RES 8 R934 RES 8 R935 RES 8 R936 RES 8 R937 RES 8 R938 RES 8 R939 RES 8 R940 RES 8 R941 RES 8 R942 RES 8 R943 RES 8 R944 RES 8 R945 RES 8 R946 RES 8 R947 RES 8 R948 RES 8 R949 RES 8 R950 RES 8 R951 RES 8 R952 RES 8 R953 RES 8 R954 RES 8 R955 RES 8 R956 RES 8 R957 RES 8 R958 RES 8 R959 RES 8 R960 RES 8 R961 RES 8 R962 RES 8 R963 RES 8 R964 RES 8 R965 RES 8 R966 RES 8 R967 RES 8 R968 RES 8 R969 RES 8 R970 RES 8 R971 RES 8 R972 RES 8 R973 RES 8 R974 RES 8 R975 RES 8 R976 RES 8 R977 RES 8 R978 RES 8 R979 RES 8 R980 RES 8 R981 RES 8 R982 RES 8 R983 RES 8 R984 RES 8 R985 RES 8 R986 RES 8 R987 RES 8 R988 RES 8 R989 RES 8 R990 RES 8 R991 RES 8 R992 RES 8 R993 RES 8 R994 RES 8 R995 RES 8 R996 RES 8 R997 RES 8 R998 RES 8 R999 RES 8 R1000 RES 8	U36 TSS18DAJA 27 U37 VREG_LM2594 27 U38 VREG_LM2594 27 U39 741G32 22 U40 741G32 22 U42 COMPABATOR_LMC7211 22 U43 TRANSCHEVER_881111 26 U44 LDC1761 27 U45 LDC3405 26 U46 LDC3411 24 U47 PAGE_MKLY_M11_CSP64_647 19 20 21 U48 TMA_2144679Q 34 U49 VREG_LM2594 14 U50 TMA_2144470V 34 U51 ISTRMPTDIP 9 9 12 13 14 15 U52 KEYPWM_L228R_881258 6 U53 AD27460 25 U54 AP9081200 0 U55 ORANG_LMC7111 30 U56 APOLLO_MPC7447A_360 5 6 U57 COMPABATOR_LMC7211 30 U58 ELL1162 19 U60 VREG_MM15712 21 XW1 SHORT 30 XW2 SHORT 33 XW3 SHORT 31 XW4 SHORT 20 XW5 SHORT 20 XW6 SHORT 20 XW8 SHORT 34 XW9 SHORT 20 XW10 SHORT 34 XW11 SHORT 20 XW12 SHORT 20 XW13 SHORT 32 XW14 SHORT 20 XW15 SHORT 22 XW17 SHORT 34 XW21 SHORT 21 XW23 SHORT 34 XW25 SHORT 34 XW27 SHORT 23 XW28 SHORT 33 XW29 SHORT 33 XW30 SHORT 33 XW31 SHORT 32 XW32 SHORT 32 Y1 CRYSTAL 17 Y2 CRYSTAL 14 Y3 CRYSTAL_4PIN 29 Y4 CRYSTAL 29 Y5 CRYSTAL_4PIN 26 Z1 HOLE_VIA 4 Z2 HOLE_VIA 4 Z3 HOLE_VIA 4 Z4 HOLE_VIA 4 Z5 HOLE_VIA 4 Z6 HOLE_VIA 4 Z7 HOLE_VIA 4 Z8 HOLE_VIA 4 Z9 HOLE_VIA 4 Z10 HOLE_VIA 4 Z11 HOLE_VIA 4 Z12 HOLE_VIA 4 Z13 HOLE_VIA 4 Z14 HOLE_VIA 4 Z15 HOLE_VIA 4 Z16 HOLE_VIA 4 Z17 HOLE_VIA 4 Z18 HOLE_VIA 4 Z19 HOLE_VIA 4 Z20 HOLE_VIA 4 Z21 HOLE_VIA 4 Z22 HOLE_VIA 4 Z23 HOLE_VIA 4 Z24 HOLE_VIA 4 Z25 HOLE_VIA 4 Z26 HOLE_VIA 4 Z27 HOLE_VIA 4 Z28 HOLE_VIA 4 Z29 HOLE_VIA 4 Z30 HOLE_VIA 4 Z31 HOLE_VIA 4 Z32 HOLE_VIA 4 Z33 HOLE_VIA 4 Z34 HOLE_VIA 4 Z35 HOLE_VIA 4 Z36 HOLE_VIA 4 Z37 HOLE_VIA 4 Z38 HOLE_VIA 4 Z39 HOLE_VIA 4 Z40 HOLE_VIA 4 Z41 HOLE_VIA 4 Z42 HOLE_VIA 4 Z43 HOLE_VIA 4 Z44 HOLE_VIA 4 Z45 HOLE_VIA 4 Z46 HOLE_VIA 4 Z47 HOLE_VIA 4 Z48 HOLE_VIA 4 Z49 HOLE_VIA 4 Z50 HOLE_VIA 4 Z51 HOLE_VIA 4 Z52 HOLE_VIA 4 Z53 HOLE_VIA 4 Z54 HOLE_VIA 4 Z55 HOLE_VIA 4 Z56 HOLE_VIA 4 Z57 HOLE_VIA 4 Z58 HOLE_VIA 4 Z59 HOLE_VIA 4 Z60 HOLE_VIA 4 Z61 HOLE_VIA 4 Z62 HOLE_VIA 4 Z63 HOLE_VIA 4 Z64 HOLE_VIA 4 Z65 HOLE_VIA 4 Z66 HOLE_VIA 4 Z67 HOLE_VIA 4 Z68 HOLE_VIA 4 Z69 HOLE_VIA 4 Z70 HOLE_VIA 4 Z71 HOLE_VIA 4 Z72 HOLE_VIA 4 Z73 HOLE_VIA 4 Z74 HOLE_VIA 4 Z75 HOLE_VIA 4 Z76 HOLE_VIA 4 Z77 HOLE_VIA 4 Z78 HOLE_VIA 4 Z79 HOLE_VIA 4 Z80 HOLE_VIA 4 Z81 HOLE_VIA 4 Z82 HOLE_VIA 4 Z83 HOLE_VIA 4 Z84 HOLE_VIA 4 Z85 HOLE_VIA 4 Z86 HOLE_VIA 4 Z87 HOLE_VIA 4 Z88 HOLE_VIA 4 Z89 HOLE_VIA 4 Z90 HOLE_VIA 4 Z91 HOLE_VIA 4 Z92 HOLE_VIA 4 Z93 HOLE_VIA 4 Z94 HOLE_VIA 4 Z95 HOLE_VIA 4 Z96 HOLE_VIA 4 Z97 HOLE_VIA 4 Z98 HOLE_VIA 4 Z99 HOLE_VIA 4 Z100 HOLE_VIA 4						
C										
B										
A										