

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING		CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE
C		329994	PRODUCTION RELEASED
			DATE
			05/27/04?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


# SCHEM, MLB, PB15


Thu May 27 14:58:03 2004

## BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6653	1	SCHEM,MLB,PB15	SCH1	
820-1600	1	PCBF,MLB,PB15	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6653 REV. C
				SHT 1 OF 44	





**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	SHEET		OF
NONE	2		44

# POWER SYSTEM ARCHITECTURE



**POWER BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6653	REV.	C
SCALE	NONE	SHT	3	OF	44



APPLE COMPUTER INC.

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 10  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


## BOARD STACK-UP AND CONSTRUCTION

1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA	
1	SIGNAL (1/2 OZ + COPPER PLATING)
2	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
3	PREPREG (3 MIL) / GROUND (1/2 OZ)
4	CORE (3 MIL) / SIGNAL (1/2 OZ)
5	PREPREG (5 MIL) / CUT POWER PLANE (1 OZ)
6	CORE (5 MIL) / CUT POWER PLANE (1 OZ)
7	PREPREG (5 MIL) / SIGNAL (1/2 OZ)
8	CORE (3 MIL) / GROUND (1/2 OZ)
9	PREPREG (3 MIL) / SIGNAL (1/2 OZ)
10	PREPREG (3 MIL) / SIGNAL (1/2 OZ + COPPER PLATING)


## BOARD HOLES

### CHASSIS MOUNTS


#### ASICS HEATSINK MOUNTS I/O AREA




#### INVERTER



#### MECH. HOLES




## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	4 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2912	1	IC, APOLLO7 PM, R1.1, 1.50GHZ, 1.24VCORE U56		CRITICAL	CPU_BST
337S2913	1	IC, APOLLO7 PM, R1.1, 1.33GHZ, 1.18V CORE U56		CRITICAL	CPU_BTR

(Nap Voltage=0.98V for both Config.)


OMIT  
**U56**  
 1.XXGHZ  
 APOLLO7-1.XXV  
 BGA  
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1005	1	RES, MF, 1/16W, 100k ohm, 1%, 0402, SMD R449 (R1)			CPU_BTR

# MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653 C	
SCALE	SHT	OF	
NONE	5	44	





BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON

OMIT  
U56  
1.XXGHZ  
BGA  
(2 OF 3)



APOLLO7-1.XXV

OMIT  
U56  
1.XXGHZ  
BGA  
(3 OF 3)

APOLLO7-1.XXV



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240_FW_GT4_BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	6 OF 44

### CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


### CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

### CPU CONFIGURATION

#### MAXBUS VSEL



#### BUSTYPE SELECT



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

### CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	7 OF 44

# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D43 - SELPCISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

## MAXBUS PULL-UPS

### BIT 32 TO 39

### BIT 40 TO 47

### BIT 48 TO 55

## INTREPID BOOT STRAPS

### BIT 56 TO 63

# Intrepid MaxBus

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6653	REV.	C
SCALE	NONE	SHT	8	OF	44



SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS

MEM\_DATA<0> AK32  
MEM\_DATA<1> AK33  
MEM\_DATA<2> AK31  
MEM\_DATA<3> AK35  
MEM\_DATA<4> AK36  
MEM\_DATA<5> AJ32  
MEM\_DATA<6> AJ35  
MEM\_DATA<7> AJ36  
MEM\_DATA<8> AG33  
MEM\_DATA<9> AG35  
MEM\_DATA<10> AH35  
MEM\_DATA<11> AG36  
MEM\_DATA<12> AH36  
MEM\_DATA<13> AH32  
MEM\_DATA<14> AG32  
MEM\_DATA<15> AG31  
MEM\_DATA<16> AE32  
MEM\_DATA<17> AF35  
MEM\_DATA<18> AF36  
MEM\_DATA<19> AE36  
MEM\_DATA<20> AE35  
MEM\_DATA<21> AE33  
MEM\_DATA<22> AD36  
MEM\_DATA<23> AD35  
MEM\_DATA<24> AA36  
MEM\_DATA<25> AA35  
MEM\_DATA<26> AA33  
MEM\_DATA<27> AB36  
MEM\_DATA<28> AB35  
MEM\_DATA<29> AC36  
MEM\_DATA<30> AA32  
MEM\_DATA<31> AB33  
MEM\_DATA<32> V36  
MEM\_DATA<33> U33  
MEM\_DATA<34> U32  
MEM\_DATA<35> V35  
MEM\_DATA<36> T30  
MEM\_DATA<37> U36  
MEM\_DATA<38> U35  
MEM\_DATA<39> T36  
MEM\_DATA<40> P33  
MEM\_DATA<41> R30  
MEM\_DATA<42> P35  
MEM\_DATA<43> P36  
MEM\_DATA<44> R36  
MEM\_DATA<45> R35  
MEM\_DATA<46> R33  
MEM\_DATA<47> R32  
MEM\_DATA<48> N35  
MEM\_DATA<49> M36  
MEM\_DATA<50> L35  
MEM\_DATA<51> M35  
MEM\_DATA<52> M33  
MEM\_DATA<53> L36  
MEM\_DATA<54> N33  
MEM\_DATA<55> M30  
MEM\_DATA<56> J32  
MEM\_DATA<57> J33  
MEM\_DATA<58> J35  
MEM\_DATA<59> K32  
MEM\_DATA<60> K33  
MEM\_DATA<61> J36  
MEM\_DATA<62> K36  
MEM\_DATA<63> K35

DDR\_DATA\_0  
DDR\_DATA\_1  
DDR\_DATA\_2  
DDR\_DATA\_3  
DDR\_DATA\_4  
DDR\_DATA\_5  
DDR\_DATA\_6  
DDR\_DATA\_7  
DDR\_DATA\_8  
DDR\_DATA\_9  
DDR\_DATA\_10  
DDR\_DATA\_11  
DDR\_DATA\_12  
DDR\_DATA\_13  
DDR\_DATA\_14  
DDR\_DATA\_15  
DDR\_DATA\_16  
DDR\_DATA\_17  
DDR\_DATA\_18  
DDR\_DATA\_19  
DDR\_DATA\_20  
DDR\_DATA\_21  
DDR\_DATA\_22  
DDR\_DATA\_23  
DDR\_DATA\_24  
DDR\_DATA\_25  
DDR\_DATA\_26  
DDR\_DATA\_27  
DDR\_DATA\_28  
DDR\_DATA\_29  
DDR\_DATA\_30  
DDR\_DATA\_31  
DDR\_DATA\_32  
DDR\_DATA\_33  
DDR\_DATA\_34  
DDR\_DATA\_35  
DDR\_DATA\_36  
DDR\_DATA\_37  
DDR\_DATA\_38  
DDR\_DATA\_39  
DDR\_DATA\_40  
DDR\_DATA\_41  
DDR\_DATA\_42  
DDR\_DATA\_43  
DDR\_DATA\_44  
DDR\_DATA\_45  
DDR\_DATA\_46  
DDR\_DATA\_47  
DDR\_DATA\_48  
DDR\_DATA\_49  
DDR\_DATA\_50  
DDR\_DATA\_51  
DDR\_DATA\_52  
DDR\_DATA\_53  
DDR\_DATA\_54  
DDR\_DATA\_55  
DDR\_DATA\_56  
DDR\_DATA\_57  
DDR\_DATA\_58  
DDR\_DATA\_59  
DDR\_DATA\_60  
DDR\_DATA\_61  
DDR\_DATA\_62  
DDR\_DATA\_63

DDRCS\_0  
DDRCS\_1  
DDRCS\_2  
DDRCS\_3

DDR\_DQS\_0  
DDR\_DQS\_1  
DDR\_DQS\_2  
DDR\_DQS\_3  
DDR\_DQS\_4  
DDR\_DQS\_5  
DDR\_DQS\_6  
DDR\_DQS\_7

DDR\_DM\_0  
DDR\_DM\_1  
DDR\_DM\_2  
DDR\_DM\_3  
DDR\_DM\_4  
DDR\_DM\_5  
DDR\_DM\_6  
DDR\_DM\_7

DDRRAS  
DDRCAS  
DDRWE  
DDRCKE0  
DDRCKE1  
DDRCKE2  
DDRCKE3

DDR\_SELHI\_0  
DDR\_SELHI\_1  
DDR\_SELLO\_0  
DDR\_SELLO\_1


DDR\_MCLK\_0\_P  
DDR\_MCLK\_0\_N  
DDR\_MCLK\_1\_P  
DDR\_MCLK\_1\_N  
DDR\_MCLK\_2\_P  
DDR\_MCLK\_2\_N  
DDR\_MCLK\_3\_P  
DDR\_MCLK\_3\_N  
DDR\_MCLK\_4\_P  
DDR\_MCLK\_4\_N  
DDR\_MCLK\_5\_P  
DDR\_MCLK\_5\_N

DDR\_REF  
DDR\_VREF\_0  
DDR\_VREF\_1


OMIT U51 INTREPID-REV2.1 (2 OF 9) CRITICAL

DDR MEMORY INTERFACE


MEM\_VREF



CLOCKS  
CS  
CKE  
ADDR  
BA  
CNTL



1MB BOOT ROM



Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1542	1	IC, BootRom Q16A	U11	CRITICAL	?

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	9 OF 44	3 C

BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

### 16BIT 2:1 DDR MUXES

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	10 44



NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting

SLOT "A"  
LOWER SLOT  
FACTORY SLOT

SLOT "B"  
UPPER SLOT  
CUSTOMER SLOT

DDR VREF  
ONE 0.1uF PER SLOT


DDR BYPASS  
SLOT "A"

SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	11	44



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS


AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653 C	
SCALE	SHT	12 OF 44	
NONE			



**ENET\_TXD SERIES TERMINATION**



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11	N/A	N/A	N/A
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-WR	N/A	N/A	J14 - PG 25	N/A
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR	N/A	FAN CONTROLLER	N/A	N/A
5D-RD	N/A	U52 - PG 25	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J2 - PG 25	N/A
D2-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D3-RD	N/A	U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


**INT - ENET/FW/UATA EIDE/I2C**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6653	C
SCALE		SHT	
NONE		13 44	

# USB PORT ASSIGNMENTS


## PORT A - PORT D/UNUSED



## PORT E/BLUETOOTH




## PORT F/MODEM



## INT - USB/GPIOS/I2S

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y2	Alt. for Siward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

APPLE COMPUTER INC.

SIZE: **D** DRAWING NUMBER: **051-6653 C** REV.:

SCALE: NONE SHT: **14** OF **44**



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974 BGA,FAST	U51	CRITICAL	?

# Intrepid Power

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	15 44


**INTREPID MAXBUS DECOUPLING**




**INTREPID CORE DECOUPLING**




**INTREPID AGP I/O DECOUPLING**




**INTREPID 3.3V DECOUPLING**



**INTREPID DDR DECOUPLING**



**INTREPID/MAIN 2.5V DECOUPLING**




**Intrepid Decoupling**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653 C	
SCALE	NONE	SHT	16 44





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part


Y1's LOAD CAPACITANCE = 16 pF

NEC documentation indicates that NCs must be tied high.


# USB 2.0

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	17 OF 44




# SIL1162 DVI-Compliant Transmitter



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0318	197S0048		G1	Alt. for Sward Part

APPLE COMPUTER INC.


SIZE	D	DRAWING NUMBER	051-6653	REV.	C
SCALE	NONE	SHT	19	OF	44




**Int. TMDS Termination**

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**ATI 64MB CRITICAL U47 RAGE MOBILITY M11-CSP64 64MB BGA (5 OF 6)**



**ATI 64MB CRITICAL U47 RAGE MOBILITY M11-CSP64 64MB BGA (5 OF 6)**



**GPU VCORE SUPPLY**


WHEN VCORE CNTL HIGH => 1.2V  
 $1.2V = 0.8V * (1 + R329 / (R328 // R330))$   
 WHEN VCORE CNTL LOW => 1.0V  
 $1.0V = 0.8V * (1 + R329 / R330)$

Place all TMDs 10 ohms close to GPU

**M11 CORE PWR/LVDS/TMDS**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.		SIZE	DRAWING NUMBER	REV.
		D	051-6653 C	
SCALE		SHT	20 44	



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0183	338S0154	ATI_64MB	U47	ATI M11 64MB A16
338S0182	338S0158	ATI_128MB	U47	ATI M11 128MB A16

**M11 POWER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D    DRAWING NUMBER: 051-6653 C    REV.: 44

SCALE: NONE    SHEET: 21 OF 44

# EXTERNAL VIDEO (DVI) INTERFACE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES


## VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6653 C	REV.	
SCALE	NONE	SHT	22	44	


# LMU/RIGHT SENSOR CONNECTOR




# LEFT LIGHT SENSOR CONNECTOR




# DEBUG HELPERS





# SLEEP LED



# TOP CONTACT ZIF KEYBOARD CONN



# TRACKPAD/PWR BTN CONN



# KEYBOARD PULLUPS

# KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	23 44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION  
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN  
+5V\_HD\_SLEEP AND +3V\_SLEEP

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

INTERNAL I/O CONNECTORS



NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	24 44




# LEFT I/O & AUDIO BOARD (LIO)

# USB MODEM/SOFT MODEM RIGHT USB BOARD




# SERIAL DEBUG INTERFACE




# FAN INTERFACE

## FAN CONTROLLER



## CPU FAN

## GPU FAN



# FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6653	C
SCALE		SHT	
NONE		25 44	

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



LED\_LINK10  
 LED\_LINK100  
 LED\_LINK1000  
 LED\_DUPLEX  
 LED\_RX  
 LED\_TX  
 LED\_RX\_SPN

MDI0+  
 MDI0-  
 MDI1+  
 MDI1-  
 MDI2+  
 MDI2-  
 MDI3+  
 MDI3-

CONFIG0 (000)  
 CONFIG1 (000)  
 CONFIG2 (111)  
 CONFIG3 (110)  
 CONFIG4 (111)  
 CONFIG5 (101)  
 CONFIG6 (000)

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS		CONFIG INPUTS			
PIN	BIT[2:0]	PIN	BIT[2]	BIT[1]	BIT[0]
VDDO	111	CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
LED_LINK10	110	CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
LED_LINK100	101	CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
LED_LINK1000	100	CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
LED_DUPLEX	011	CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
LED_RX	010	CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
LED_TX	001	CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM
VSS	000				

# MARVELL 88E1111

## 10/100/1000 ETHERNET

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D    DRAWING NUMBER: 051-6653    REV. C

SCALE: NONE    SHEET: 26 OF 44



DSx Strap Options  
0 = Bilingual port  
1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Sward Part

**FIREWIRE PHY**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	D	DRAWING NUMBER	051-6653 C	REV.	
	NONE	SHT		27 44		

# PORT POWER SWITCH




AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)  
 BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394A V1.33



## FIREWIRE PORTS

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6653 C	REV.	
	SCALE	NONE	SHT	28	OF	44



**UNDERVOLTAGE RESET CIRCUIT**

**PMU KEYBOARD RESET CIRCUIT**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

Pin	Signal	Pin	Signal
86	P00_D0	44	CPU_VCORE_HI_OC
85	P01_D1	43	INT_RESET_L
84	P02_D2	42	MAIN_RESET_L
83	P03_D3	41	NC
82	P04_D4	40	PMU_INT_NMI
81	P05_D5	39	PMU_EPM
80	P06_D6	38	INT_PU_RESET_L
79	P07_D7	37	PMU_CPU_HRESET_L
78	P10_D8	36	PMU_ACK_L
77	P11_D9	35	PMU_CLK
76	P12_D10	34	PMU_FROM_INT
75	P13_D11	33	PMU_TO_INT
74	P14_D12	32	PMU_REQ_L
73	P15_D13_INT3	31	PMU_LID_CLOSED_L
72	P16_D14_INT4	30	PMU_RESET_BUTTON_L
71	P17_D15_INT5	29	PMU_NMI_BUTTON_L
70	P20_A0_D0	28	TPAD_RXD
69	P21_A1_D1_D0	27	TPAD_TXD
68	P22_A2_D2_D1	26	SYSTEM_CLK_EN
67	P23_A3_D3_D2	25	CPU_CLK_EN
66	P24_A4_D4_D3	24	PMU_CHARGE_V
65	P25_A5_D5_D4	23	PMU_CHRG_BATT_0
64	P26_A6_D6_D5	22	NC (CHARGE_1)
63	P27_A7_D7_D6	21	NC
62	P30_A8_D7	20	PMU_SLEEP_LED_L
61	P31_A9	19	CPU_SMI_L
60	P32_A10	18	POWER_VALID
59	P33_A11	17	PMU_PME_L
58	P34_A12	16	INT_PEND_PROC_INT
57	P35_A13	15	PMU_NMI_L
56	P36_A14	14	NC
55	P37_A15	13	PMU_BATT0_DET_L
54	P40_A16	12	PMU_BATT1_DET_L_PU
53	P41_A17	11	NC
52	P42_A18	10	NC
51	P43_A19	9	INT_PROC_SLEEP_REQ_L
50	P44_CS0	8	PMU_POWERUP_OK
49	P45_CS1	7	PMU_OOPS
48	P46_CS2	6	THERM_L_OC
47	P47_CS3	5	PMU_AC_IN
46	BYTE	4	PMU_AC_DET
45	XOUT	3	NC
44	XIN	2	PMU_I2C_CLK
43	RESET	1	PMU_I2C_DATA
42	VREF	0	PMU_SMB_CLK
41	CNVSS	0	PMU_SMB_DATA

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

**PMU**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE: NONE SHT: 29 44

D 051-6653 C

# DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

# DC INRUSH LIMITER

# BACKFEED PROTECTION

# +PBUS CURRENT LIMIT

# BATTERY SWITCH-OVER CIRCUIT



$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$$
 For 4.15V cells,  $V_{VCTL} = 0.123 \text{ REFIN}$   
 For 4.20V cells,  $V_{VCTL} = 0.245 \text{ REFIN}$   

$$I_{CHG} = (0.2048 / R_{62}) * (V_{VREFIN} / V_{REFIN})$$


**BATTERY CHARGER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	DRAWING NUMBER D 051-6653 C	REV. 30 44
		APPLE COMPUTER INC.



# 12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

# PMU SUPPLY


## BACKUP BATTERY

## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6653 C	REV.	
	SCALE	NONE	SHT	31	44	

# 3.3V/5V MAIN SUPPLY



**DCDC\_EN TRUTH TABLE**

PMU_POWER_UP	LSLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4.6V_BU	+3V_PMU	VOLTAGE

- +5V\_SLEEP LOADS**
- 1) FAN
  - 2) Headphone amplifier
  - 3) OPTICAL DRIVE
  - 4) DVI
  - 5) TRACKPAD

- +3V\_SLEEP LOADS**
- 1) CPU PLL CONFIG CONTROL
  - 2) INTREPID - I2C PULLUPS & OSCILLATOR
  - 3) MAP31 - 3V RAIL (IF USING D3COLD)
  - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
  - 5) LVDS DDC PULL-UPS
  - 6) DVI LEVEL SHIFTERS & PULLUPS & HPD
  - 7) BOOT BANGER
  - 8) HARD DRIVE (IF USING 3V LOGIC)
  - 9) WIRELESS
  - 10) PMU - I2C PULLUPS

## 3.3V/5V REGULATOR

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653 C	
SCALE	SHT	32 44	
NONE			





**VCORE POWER SEQUENCING**

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.250V->0.975V 1.50Ghz  
1.200V->0.975V 1.33Ghz  
(value without offset)

NOTE: When U15 MUX is removed => NO SW Support, R794,R795,R796&R797 have to be stuffed

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,C51,C52,C77,C78,C91,C92,C111	C51,C52,C77,C78,C91,C92,C111	CRITICAL	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11482003	1	RES,MF,1/16W,2K OHM,18,0402,SMD	R97	7	CPU_BTR
11485903	1	RES,MF,1/16W,5.9K OHM,18,0402,SMD	R93	7	CPU_BTR

**OUTPUT VOLTAGE**

V <sub>DAC</sub>	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	1	1
1.90	1.225	0	0	1	0	0
1.85	1.200	0	0	1	1	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	1	0	1
1.30	0.925	1	1	1	1	0
NO CPU	NO CPU	1	1	1	1	1

**FOR V-STEP:**

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is

When A/B\_ is low (slow): <=1K-ohm -> 0

>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, A/V = B/V

**GROUND SENSE VOLTAGE DIVIDER**

This allows for an offset to the ground sense to adjust the output voltage.  
VREF = 2.0V, HENCE VOFFSET = 2.0V\*0.85\*(Rb / Ra) AND VCORE = VDAC + VOFFSET.  
NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)  
1.50Ghz 1.280V->0.990V  
1.33Ghz 1.220V->0.990V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11482003	1	RES,MF,1/16W,2K OHM,18,0402,SMD	R97	7	CPU_BTR
11485903	1	RES,MF,1/16W,5.9K OHM,18,0402,SMD	R93	7	CPU_BTR

**VCORE SUPPLY**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6653C	
SCALE	SHT	33 44
NONE		

# 1.5V/2.5V SWITCHER

## +1\_5V\_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE


## +1\_5V\_MAIN LOADS

- 1) INTREPID CORE

## +2\_5V\_MAIN LOADS

- 1) MAP31 - FBCORE/FBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES

## M11 Power Shut down Sequencing




# 1.8V SWITCHER

## +1\_8V\_MAIN LOADS

- 1) INTREPID PLLS

## +1\_8V\_SLEEP LOADS

- 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps



## 1.5V/1.8V/2.5V SUPPLIES

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE	NONE	SHT	34 44



## Temporary Area for TMD5/DVO signal constraints

ALL TMD5 GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMD5 SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	
MAXBUS	CPU_AACK_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ	5 8
	CPU_ARTRY_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_BG_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_BR_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_CI_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ	6 8
	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ	6 8
	CPU_DBG_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_DTI<0..2>	L:S:1500:2950	7		(250)				5 8
	CPU_DRDY_L	L:S:1500:MIL:3200	MI17		(250)				5 8
	CPU_GBL_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_HIT_L	L:S:1500:MIL:2800	MI17		(250)				5 8
	CPU_QACK_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_QREQ_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_TA_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_TBST_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_TEA_L	L:S:1500:MIL:3000	MI17		(250)				5 8
	CPU_TS_L	L:S:1500:MIL:2700	MI17		(250)				5 8
	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)				5 8
	CPU_TT<0..4>	L:S:1500:3400	7		(250)				5 8
	CPU_WT_L	L:S:1500:MIL:3100	MI17		(250)				5 8

PRIORITY: 4  
 PRIMARY LAYERS: 9  
 SECONDARY LAYERS: 4,7  
 GOAL: MINIMIZE TH VIAS

STUB\_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM		
ATI DVOD	ATI_DVOD<11..0>	ATI_DVOD:G:L:S:0 MIL:50 MIL	6		610				19 20	
	ATI_DVOD_DE	ATI_DVOD:G:L:S:0 MIL:50 MIL	6		610.0000				19 20	
	ATI_DVO_HSYNC	ATI_DVOD:G:L:S:0 MIL:50 MIL	6		610.0000				19 20	
	ATI_DVO_VSYNC	ATI_DVOD:G:L:S:0 MIL:50 MIL	6		610.0000				19 20	
	ATI_DVO_CLKP	ATI_DVOD:G:L:S:0 MIL:50 MIL	6		610.0000			165.0 MHz:1:1	19 20	
	GPU DVOD	GPU_DVOD<11..0>	GPU_DVOD:G:L:S:0 MIL:50 MIL	6		700				19
GPU DVOD	GPU_DVOD_DE	GPU_DVOD:G:L:S:0 MIL:50 MIL	6		500.0000				19	
	GPU_DVO_HSYNC	GPU_DVOD:G:L:S:0 MIL:50 MIL	6		500.0000				19	
	GPU_DVO_VSYNC	GPU_DVOD:G:L:S:0 MIL:50 MIL	6		500.0000				19	
	GPU_DVO_CLKP	GPU_DVOD:G:L:S:0 MIL:50 MIL	6		500.0000			165.0 MHz:1:1	19	
	TMD5 CONN	TMD5_CONN_CLKN	CLKCONN_TMD5	TMD5_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING				22 23
	TMD5 CONN	TMD5_CONN_CLKP	CLKCONN_TMD5	TMD5_CONN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING				22 23
TMD5 CONN	TMD5_CONN_DN<0>	CONN_TMD5_D0		500.0000	100 OHM SPACING				22 23	
TMD5 CONN	TMD5_CONN_DP<0>	CONN_TMD5_D0		500.0000	100 OHM SPACING				22 23	
TMD5 CONN	TMD5_CONN_DN<1>	CONN_TMD5_D1		500.0000	100 OHM SPACING				22 23	
TMD5 CONN	TMD5_CONN_DP<1>	CONN_TMD5_D1		500.0000	100 OHM SPACING				22 23	
TMD5 CONN	TMD5_CONN_DN<2>	CONN_TMD5_D2		500.0000	100 OHM SPACING				22 23	
TMD5 CONN	TMD5_CONN_DP<2>	CONN_TMD5_D2		500.0000	100 OHM SPACING				22 23	

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6653 C REV. SCALE: NONE SHT: 36 OF 44

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG\_NAME, PROPAGATION\_DELAY, MAX\_VIAS, MAX\_EXPOSED\_LENGTH, SUB\_LENGTH, NET\_SPACING\_TYPE, NO\_TEST, PULSE\_PARAMS. Rows include AGP, PCI, ULTRA ATA, EIDE, OPTICAL, ETHERNET MI, and FIREWIRE MI.

Table with columns: GROUP, SIG\_NAME, DIFFERENTIAL PAIR, RELATIVE PROPAGATION DELAY, MAX EXPOSED LENGTH, NET SPACING TYPE, MAX VIAS. Rows include FIREWIRE, ETHERNET, LVDS, TMDS, USB, POWER SUPPLIES, and THERMOSTAT.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS


LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)

Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV. D 051-6653 C, SCALE NONE, SHEET 37 44.







# REVISION HISTORY

## Proto/EVT Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol
- 2. Connect OVDSENSE to MAXBUS SLEEP
- 3. Modify SRW0, SRW1 and IAPRY0 connection
- 4. Connect SENSEADD to CPU\_VCORE\_SLEEP (PAGE 5)
- 5. Connect SENSEADD to CPU\_VCORE\_SLEEP
- 6. Connect SENSEGND to GND
- 7. Add 4 pcs 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
- 8. Connect TEMP\_ANODE and TEMP\_CATHODE to ADT7460
- 9. Modify CPU PLL config
- 10. Add 0 ohm resistor on CG\_FSEL Intrepid side(R450)
- 11. Replace U4 symbol
- 12. Change R743 from 2m ohm to 1m ohm
- 13. Change R774, C781, C788, C793, C797, C802 from 220uF to 330uF
- 14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU\_VCORE setting.
- 12/02/03 - 1. Modify CPU\_BTR CPU\_VCORE VID setting
- 12/05/03 - 1. Add CPU\_AVDD LDO (Page 5)
- 2. Change Q45 and Q41 to IRF7805 (376S0035)
- 3. Change Q47 and Q42 to IRF7911W (376S0104)
- 4. Change R402 and R405 to 10 ohm resistors
- 5. Connect INT\_TDO from Intrepid to Cypress Chip PD\* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5V adjust
- 2. Modify CPU\_VCORE setting to Motorola hew spec
- 3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT\_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V\_MAIN to +3V\_SLEEP
- 2. Connect INT\_TDO from Intrepid to Marvell 88E1111(U43)
- 3. Add R755,R756,R758,R759 for power rail

## DVT Release (Rev. 02)

- 01/30/04 - 1. Add Soft Modem (Pin#7) 10K pull-up at J15.7 (Pg 25)
- 2. Add BOM Table for R377 2.2K Ohm VCore Offset (Pg 33)
- 02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)
- 2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

## DVT Release (Rev. 03)

- 02/12/04 - 1. CPU\_VCore adjustment for V1.1 A7PM CPU (Pg 33)
- 2. CPU\_AVDD adjustment for V1.1 A7PM CPU (Pg 5)
- 3. ATI INT\_TMDS Termination change to 0 ohm, Qty:8 (Pg 20)
- 4. AGP I/O VREF voltage divider change to both 1K ohm (Pg 12)

## DVT Release (Rev. 04)

- 02/13/04 - 1. INT. TMDS Termination change to 2\* 49.9ohm = 100ohm (Pg 20)

## PVT Release (Rev. A)

- 03/11/04 - 1. INT. TMDS Termination change to 2\* 75 ohm = 150ohm (except CLK pair) (Pg 20)
- 2. USB series termination near NEC PHY change to 47 ohm (Pg 17)

## PVT Release (Rev. A - 051-6570)

- 04/02/04 - 1. USB series termination near NEC PHY change to 43.2 ohm (Pg 17)

## Production Release (Rev. A - 051-6653)

- 04/09/04 - 1. Updated to Apollo 7PM rev 1.1.1 part numbers (Pg 5)
- 04/09/04 - 2. Updated to production BootROM part number (Pg 9)

## Production Release (Rev. B - 051-6653)

- 04/30/04 - 1. Updated to Fast Intrepid part for 6A ReadMacro Delay value (Pg 8-15)
- 04/30/04 - 2. Add ATI M11 A16 parts as alternative for A15 parts (Pg 19-21)
- 04/30/04 - 3. Use new VGA filter to remove ghost image on external VGA display (Pg 22)

## Production Release (Rev. C - 051-6653)

- 05/27/04 - 1. Updated BOM : 11380006 -> 11381000
- 05/27/04 - 2. Updated BOM : 13280020 -> 13280100

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6653	C
SCALE		SHT	
NONE		40	44





D

D

C

C

B

B

A

A



Table with 8 columns and 95 rows, containing component identifiers and values. Includes a note: '\*\*\* Part Cross-Reference for the entire design \*\*\*'. Components range from C1 to C165 and R1 to R100.

Table with 7 columns and 95 rows, containing component identifiers and values. Components range from C167 to C334 and R102 to R269.

Table with 6 columns and 95 rows, containing component identifiers and values. Components range from C336 to C503 and R271 to R438.

Table with 5 columns and 95 rows, containing component identifiers and values. Components range from C505 to C672 and R440 to R607.

Table with 4 columns and 95 rows, containing component identifiers and values. Components range from C674 to C850 and R609 to R776.

Table with 3 columns and 95 rows, containing component identifiers and values. Components range from C852 to C1029 and R778 to R945.

Table with 2 columns and 95 rows, containing component identifiers and values. Components range from C1031 to C1208 and R947 to R1114.

Table with 1 column and 95 rows, containing component identifiers and values. Components range from C1210 to C1387 and R1116 to R1283.

Table with 1 column and 95 rows, containing component identifiers and values. Components range from C1389 to C1566 and R1285 to R1452.

D  
C  
B  
A

D  
C  
B  
A

