

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING				CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE	DATE	DATE
B		352431	PRODUCTION RELEASED	11/22/04?	

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447A MAXBUS INTERFACE
6	MPC7447A DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M11 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M11 LVDS/TMDS/GPIO & GPU VCORE
21	M11 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15


Mon Nov 22 15:02:49 2004

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EXT_TMDS
GPU_SS	
VGA_BUFFER_RES	
INT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6770	1	SCHEM,MLB,PB15	SCH1	
820-1600	1	PCBF,MLB,PB15	PCB1	
826-4393	1	LABEL	EEE:SC8	ATI_64MB
826-4393	1	LABEL	EEE:SC9	ATI_128MB

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____		DRAPFER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____		ENG APPD	MFG APPD		
X.XXX : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER 051-6770
				REV. B	SHT 1 OF 44





SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	NONE	SHT	2 OF 44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	NONE	SHT	3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

Layer	Material	Thickness	Notes
1	SIGNAL	1/2 OZ + COPPER PLATING	
2	PREPREG	3 MIL	
3	PREPREG	3 MIL	
4	CORE	3 MIL	
5	PREPREG	5 MIL	
6	CORE	5 MIL	
7	PREPREG	5 MIL	
8	CORE	3 MIL	
9	PREPREG	3 MIL	
10	PREPREG	3 MIL	


BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	4 OF 44	B



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2993	1	IC, APOLLO7PM, R1.2, 1.5GHZ, .24VCORE, 85C	U56	CRITICAL	CPU_BST

(Nap Voltage=0.98V for both Config.)

OMIT
U56
 1.XXGHZ
 APOLLO7-1.XXV
 BGA
 (1 OF 3)


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S1005	1	RES, MF, 1/16W, 100k ohm, 1%, 0402, SMD	R449 (R1)		CPU_BTR

MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	SHT	OF	
NONE	5	44	





BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON

OMIT
U56
1.XXGHZ
BGA
(2 OF 3)


APOLLO7-1.XXV

OMIT
U56
1.XXGHZ
BGA
(3 OF 3)

APOLLO7-1.XXV



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240_FW_GT4_BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6770	REV. B
	SCALE NONE	SHT 6	OF 44

CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770	B
SCALE	NONE	SHT	7 OF 44

INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D43 - SELPCISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS


BIT 32 TO 39

BIT 40 TO 47

BIT 48 TO 55

INTREPID BOOT STRAPS

BIT 56 TO 63




U51 (1 OF 9) CRITICAL MAXBUS INTERFACE

36 8 0	CPU_BR_L	E29	BR INPUT	INTREPID-REV2.1
36 8 0	CPU_BG_L	E26	BG NO BUS KEEPER	BGA
36 8 0	CPU_TS_L	B27	TS NO BUS KEEPER	
36 8 0	CPU_ADDR<0>	D24	A_0	
36 8 0	CPU_ADDR<1>	D25	A_1	
36 8 0	CPU_ADDR<2>	A27	A_2	
36 8 0	CPU_ADDR<3>	E24	A_3	
36 8 0	CPU_ADDR<4>	G23	A_4	
36 8 0	CPU_ADDR<5>	B26	A_5	
36 8 0	CPU_ADDR<6>	A26	A_6	
36 8 0	CPU_ADDR<7>	D23	A_7	
36 8 0	CPU_ADDR<8>	A25	A_8	
36 8 0	CPU_ADDR<9>	E23	A_9	
36 8 0	CPU_ADDR<10>	J22	A_10	
36 8 0	CPU_ADDR<11>	B25	A_11	
36 8 0	CPU_ADDR<12>	H22	A_12	
36 8 0	CPU_ADDR<13>	G22	A_13	
36 8 0	CPU_ADDR<14>	D22	A_14	
36 8 0	CPU_ADDR<15>	B24	A_15	
36 8 0	CPU_ADDR<16>	B23	A_16	
36 8 0	CPU_ADDR<17>	E22	A_17	
36 8 0	CPU_ADDR<18>	J21	A_18	
36 8 0	CPU_ADDR<19>	G21	A_19	
36 8 0	CPU_ADDR<20>	E21	A_20	
36 8 0	CPU_ADDR<21>	A24	A_21	
36 8 0	CPU_ADDR<22>	D21	A_22	
36 8 0	CPU_ADDR<23>	A23	A_23	
36 8 0	CPU_ADDR<24>	H20	A_24	
36 8 0	CPU_ADDR<25>	B22	A_25	
36 8 0	CPU_ADDR<26>	H21	A_26	
36 8 0	CPU_ADDR<27>	A22	A_27	
36 8 0	CPU_ADDR<28>	E20	A_28	
36 8 0	CPU_ADDR<29>	B21	A_29	
36 8 0	CPU_ADDR<30>	D20	A_30	
36 8 0	CPU_ADDR<31>	A21	A_31	
36 8 0	CPU_CI_L	G26	CI	
36 8 0	CPU_GBL_L	A29	GBL	
36 8 0	CPU_TBST_L	A28	TBST	
36 8 0	CPU_TSIZ<0>	G24	TSIZ_0	
36 8 0	CPU_TSIZ<1>	H24	TSIZ_1	
36 8 0	CPU_TSIZ<2>	D26	TSIZ_2	
36 8 0	CPU_TT<0>	E25	TT_0	
36 8 0	CPU_TT<1>	G25	TT_1	
36 8 0	CPU_TT<2>	B28	TT_2	
36 8 0	CPU_TT<3>	D27	TT_3	
36 8 0	CPU_TT<4>	J25	TT_4	
36 8 0	CPU_WT_L	D28	WT	
36 8 0	CPU_AACK_L	B29	AACK NO BUS KEEPER - PU	
36 8 0	CPU_ARTRY_L	H23	ARTRY NO BUS KEEPER - PU	
36 8 0	CPU_HIT_L	B31	HIT INPUT - PU	
36 8 0	CPU_QREQ_L	A32	QREQ INPUT - PD	
36 8 0	CPU_QACK_L	G27	QACK NO BUS KEEPER - ?	
36 8 0	INT_SUSPEND_REQ_L	AK9	SUSPENDREQ	
36 8 0	INT_SUSPEND_ACK_L	AH8	SUSPENDACK	
36 8 0	INT_CPUFB_IN	J24	NO BUS KEEPER - PU DBG	
36 8 0	INT_CPUFB_OUT	H16	CPU_FB_OUT	
36 8 0	INT_CPUFB_OUT2	G8	NO BUS KEEPER - PU	
36 8 0	CPU_CLK_EN	AH9	STOPCPUCLK	
36 8 0	INTREPID_ACS_REF	H13	ACS_REF	
36 8 0	SYSCLK_CPU_UP	J15	CPU_CLK	
36 8 0	CPU_TBEN	A31	INTREPID OUTPUTS HIGH BY DEFAULT	
36 8 0	CPU_QREQ_L	A32	VSSA_7 (PLL5)	

FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE

Vin = Intrepid Vcore (1.5V)
Vout = MaxBus rail (1.8V)



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	NONE	SHT	8 OF 44

D

C

B

A

8

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS



PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_MSB_L_TP
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_MSB_L_TP
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_LSB_L_TP
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_LSB_L_TP
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_L_UF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_L_UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_L_UF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1_L_UF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			

U51
INTREPID-REV2.1
(2 OF 9)
CRITICAL

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS


CS

CKE



ADDR

BA

CNTL



1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1542	1	IC, BootRom Q16A	U11	CRITICAL	?

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6770 B SCALE: NONE SHEET: 9 OF 44

8

7

6

5

4

3

2


1

BIT 0..15

BIT 16..31

BIT 32..47

BIT 48..63



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6770 B	REV.
	SCALE NONE	SHT 10	44




NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



DDR BYPASS SLOT "A"




SLOT "B"



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6770 B	
		SHT	11 44



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE

NOTE: Designs using AGP slot should use 52-ohm a resistor here.


AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP

INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6770 B	
SCALE		SHT	
NONE		12	44



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR A1-RD	RAM - LOWER J25 - PG 11	N/A	N/A	N/A
A2-WR A3-RD	RAM - UPPER J25 - PG 11	N/A	N/A	N/A
AC-WR AD-WR	N/A	N/A	DASH MODEM J14 - PG 25	N/A
AE-WR AF-RD	BOOTBANG EEPROM U51 - PG 6	N/A	N/A	N/A
84-WR 85-RD	LMU J3000 - PG 23 (LMU on RUX Brd.)	N/A	N/A	N/A
5C-WR 5D-RD	N/A	FAN CONTROLLER U52 - PG 25	N/A	N/A
6A-WR 6B-RD	N/A	N/A	SNAPPER SOUND J2 - PG 25	N/A
D2-WR D3-RD	N/A	CLOCK SLEW SSCG U30 - PG 14	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	0	0	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: D, DRAWING NUMBER: 051-6770 B, REV. 13 44

USB PORT ASSIGNMENTS





PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE: DRAWING NUMBER: REV. D 051-6770 B

SCALE: NONE SHT: 14 OF 44



APPLE COMPUTER INC.



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG


U51	INTREPID-REV2.1	CRITICAL (6 OF 9)
AA15	VSSA1 (PLL1)	
AA13	VSSA2 (PLL2)	
AA16	VSSA3 (PLL3)	
AA18	VSSA4 (PLL7)	
AA29	VSSA 8 (PLL9)	
R9	VSSU_1	
R8	VSSU_2	

Signal Name	Pin	Signal Name	Pin
GPI00	G5	EXTINT0	F33
GPI01	E1	EXTINT1	E34
GPI02	J7	EXTINT2	C33
GPI03	F2	EXTINT3	D34
GPI04	H8	EXTINT4	B33
GPI05	J5	EXTINT5	A33
GPI06	L9	EXTINT6	E31
GPI09	H4	EXTINT7	G30
GPI011	K5	EXTINT8	D31
GPI012	J8	EXTINT9	C32
GPI015	F1	EXTINT10	B32
GPI016	K7	EXTINT11	E30
		EXTINT12	J9
		EXTINT13	F4
		EXTINT14	D1
		EXTINT15	E2
		EXTINT16	H7
		EXTINT17	G4
		CPU_INT	D30
		PCIPME	AJ7
		PROCSLEEPREQ	AJ8
		PENDPROCINT	AJ9
		XTAL_IN	U4
		XTAL_OUT	V15
		STOPXTAL	AN7
		WATCHDOG	AT7
		BUF_REF_CLK_OUT	U15
		SS_REF_CLK_IN	K9

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y2	Alt. for Siward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974 BGA,FAST	U51	CRITICAL	?

Intrepid Power


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6770 B	REV.	
	SCALE	NONE	SHT	15	44	


INTREPID MAXBUS DECOUPLING




INTREPID CORE DECOUPLING




INTREPID AGP I/O DECOUPLING




INTREPID 3.3V DECOUPLING



INTREPID DDR DECOUPLING




INTREPID/MAIN 2.5V DECOUPLING




Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
	SCALE	SHT	
	NONE	16	44





PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6770 B	REV.
	SCALE NONE	SHT 18	REV. 44



Int. TMDs Termination

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

D

C

B

A


CRITICAL

M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6770 B	
SCALE	SHT	20 44
NONE		



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRAPHIC,TLR,667BGA	U47	CRITICAL	ATI_128MB

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0183	338S0154	ATI_64MB	U47	ATI M11 64MB A16
338S0182	338S0158	ATI_128MB	U47	ATI M11 128MB A16

M11 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6770 B REV. 44

SCALE: NONE SHEET: 21 OF 44

EXTERNAL VIDEO (DVI) INTERFACE




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S1331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6770 B	
SCALE		SHT	
NONE		22 44	


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS




SLEEP LED




TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS



KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	NONE	SHT	23 44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6770 B	
SCALE	SHT	24 44





APPLE COMPUTER INC.


IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

LEFT I/O & AUDIO BOARD (LIO)

USB MODEM/SOFT MODEM RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE

FAN CONTROLLER



CPU FAN

GPU FAN



PLACE CLOSE TO CPU MAIN1

PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2

PLACE UNDERNEATH UPPER RAM ALTERNATE1

PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	NONE	SHT	25 44

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



CONFIG DEFINITIONS

PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS

PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6770 B

SCALE: NONE SHEET: 26 OF 44



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052		G2	Alt. for Sward Part

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	REV.
	NONE	27 44


PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO A BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)
BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

PORT 1 1394a ONLY 514-0057




CLEAR OUT ALL PLANES UNDER TRANSFORMERS

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6770 B	
	SCALE	SHT	OF
		28	44



UNDERVOLTAGE RESET CIRCUIT

PMU KEYBOARD RESET CIRCUIT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Siward Part

ADAPTER IDS			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U29	

CPU VCORE HI OC/PMU AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset.

Y3'S LOAD CAPACITANCE IS 12.5PF

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV.
 D 051-6770 B

SCALE: SHEET: 29 44

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)

DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT



SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE

$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{REFIN} / V_{VCTL}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048 / R_{D2}) * (V_{REFIN} / V_{ICTL})$$


BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6770 B	
SCALE	SHT	30 44
NONE		



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY


BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6770 B	
SCALE		SHT	
NONE		31 44	

3.3V/5V MAIN SUPPLY



3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	SHT	32 44	
NONE			

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



OUTPUT VOLTAGE


V _{DAC}	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	1	1
1.90	1.225	0	0	1	0	0
1.85	1.200	0	0	1	1	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	1	0	1
1.30	0.925	1	1	1	1	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0









When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1
 If all pull-ups are >=100K and all pull-downs are <=1K, A/V = B/V

1.250V->0.975V 1.50Ghz
 1.200V->0.975V 1.33Ghz
 (value without offset)



NOTE: When U15 MUX is removed => NO SW Support, R794, R795, R796, R797 have to be stuffed

Keep trace fat (40-100 mils) and short!!




GROUND SENSE VOLTAGE DIVIDER


This allows for an offset to the ground sense to adjust the output voltage.
 VREF = 2.0V, HENCE VOFFSET = 2.0V*0.85*(Rb / Ra) AND VCORE = VDAC + VOFFSET.
 NOTE: Ra NO STUFFED FOR NO OFFSET CASE

(CPU Vcore value with offset)
 1.50Ghz 1.280V->0.990V
 1.33Ghz 1.220V->0.990V

ROUTE AS DIFFERENTIAL PAIR Fmax Test Connections



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP, AL, POLY, 8.2uF, 20%, 16V, V	C51, C52, C77, C78, C91, C92, C111	CRITICAL	



VCORE SUPPLY


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11482003	1	RES, MF, 1/16W, 2K OHM, 1%, 0402, SMD	R97	7	CPU_BTR
11485903	1	RES, MF, 1/16W, 5.9K OHM, 1%, 0402, SMD	R93	7	CPU_BTR

VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: 051-6770 B REV. 33 44

1.5V/2.5V SWITCHER



1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770 B	
SCALE	SHT	34 44	
NONE			

Digital Signals (cont'd)

Differential Signals

Table with columns: GROUP, SIG_NAME, PROPAGATION_DELAY, MAX_VIA, MAX_EXPOSED_LENGTH, SUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAMS. Includes sections for AGP, PCI, ULTRA ATA-100, EIDE, OPTICAL, and FIREWIRE MI.

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL PAIR, RELATIVE PROPAGATION DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX VIAS. Includes sections for FIREWIRE, ETHERNET, LVDS, TMDS, USB, and POWER SUPPLIES.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3MIL (TRACE WIDTH)
S = 11MIL (TRACE SEPERATION)
H = 16.8MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 106.2 OHMS
Zo(single) = 55.4 OHMS
Clear adjacent power plane!
Zo will be lower due to asymmetric stackup.

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.1MIL (TRACE WIDTH)
S = 4.9MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 94 OHMS
Zo(single) = 50 OHMS

LAYERS 4 OR 7
Er = 4.3 (DIELECTRIC CONSTANT)
W = 3.9MIL (TRACE WIDTH)
S = 5.6MIL (TRACE SEPERATION)
H = 9.6MIL (DIST BETW PLANES)
T = 0.6MIL (TRACE THICKNESS)
Zo(diff) = 89.8 OHMS
Zo(single) = 46.6 OHMS

LAYERS 2 OR 9

SIGNAL CONSTRAINTS - PAGE 2
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. logo and drawing information: DRAWING NUMBER D 051-6770 B, SCALE NONE, SHEET 37 OF 44.

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PMU	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+4_85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
TRACKPAD	+3V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10

VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
CHGND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12
CHGND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12
CHGND3	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12
CHGND4	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12
ENET_CTAP_CHGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD_VIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD_VOUT	VOLTAGE=1.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	DDR_RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10
INTREPID	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
PLLS	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
AIRPORT	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
CARDBUS	+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP_PCCARD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ATI M11	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VFP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU MEM IO	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
GPU MEM IO FLT	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU MEMCORE	+2.5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU AGP	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
GPU PNLIO	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
GPU VDD15	+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
GPU VDD15 UP	+1.8V_GPU_VDD15	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
GPU A2VDD	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
GPU PNLIO	+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+2.5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU AVDDQ	+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU ATT OSC SLEEP	+3V_ATT_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+3V_ATT_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU VDD15 UP	+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+2.5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU SLEEP NECK	+3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU PVDD NECK	+1.8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU VDD15 NECK	+GPU_VDD15_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+2.5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU SLEEP NECK	+1.8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
GPU ATT TPVDD	+1.8V_ATT_TPVD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
GPU MARVELL	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU MARVELL	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU NEC VDD	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
GPU LM2594 IN	LM2594_IN	VOLTAGE=33V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12
	+FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
GPU FW SW	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
GPU FW PWR OR	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_PWR1	VOLTAGE=33V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
GPU FW VP0	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
GPU FW	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW AVDD PORT2	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW AVDD PORT0	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW DVDD	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW DVDD TX0	+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW PLLVDD	+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
GPU FW PLL500VDD	+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
GPU FW VGND1	FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12
	FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=12

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	2.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1717 1.65V SWITCHER	MAX1715_TON		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_SKIP		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DH		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
LTC1778 CONTROL	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_REF		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_CC		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TIME		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_VGATE		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_GND			

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST	
SCAN/TEST	JTAG_ASIC_TMS	TRUE		13 26	
	JTAG_ASIC_TDI	TRUE		13	
	JTAG_ASIC_TDO_TP	TRUE		13 26	
	JTAG_ASIC_TCK	TRUE		13 26	
	JTAG_ASIC_TRST_L	TRUE		13 26	
	CPU_CHKSTP_OUT_L	TRUE		5	
	CPU_SRESET_L	TRUE		5	
	CPU_HRESET_L	TRUE		5 6 7	
	JTAG_CPU_TMS	TRUE		5 6	
	JTAG_CPU_TDI	TRUE		5 6	
	JTAG_CPU_TDO_TP	TRUE		5 6	
	JTAG_CPU_TCK	TRUE		5 6	
	JTAG_CPU_TRST_L	TRUE		5 6	
	INT_JTAG_TDI	TRUE		13	
	INT_TST_MONIN_PD	TRUE		13	
	INT_TST_MONOUT_TP	TRUE		13	
	INT_TST_PLEN_PD	TRUE		13	
	INT_I2C_CLK0	TRUE		6 11 13 23	
	INT_I2C_DATA0	TRUE		6 11 13 23	
	INT_I2C_CLK1	TRUE		13 14 25	
INT_I2C_DATA1	TRUE		13 14 25		
PWR/GND	+PBUS	TRUE		38	
	+24V_PBUS	TRUE		38	
	GPU_VCORE	TRUE		19 20 38	
	1778_VFB	TRUE		20 38	
	CPU_VCORE_SLEEP	TRUE		5 6 33 38	
	VCORE_FB	TRUE		23 38	
	+1_8V_MAIN	TRUE		38	
	+2_5V_MAIN	TRUE		38	
	+5V_MAIN	TRUE	2	38 39	
	+5V_SLEEP	TRUE	2	38 39	
	+3V_MAIN	TRUE	4	23 38	
	+3V_PMU	TRUE		38	
CARDBUS DVI	CBUS_DET_1_L	TRUE		2000	
	CBUS_DET_2_L	TRUE		2000	
	TMDS_DH<0..2>	TRUE		1000	
	TMDS_DP<0..2>	TRUE		1000	
	TMDS_CONN_CLKN	TRUE		1000	
	TMDS_CONN_CLKP	TRUE		1000	
	VGA_R	TRUE		1000	
	VGA_G	TRUE		1000	
	VGA_B	TRUE		1000	
	VGA_HSYNC	TRUE		1000	
	VGA_VSYNC	TRUE		1000	
	DVI_DDC_CLK_UF	TRUE		1000	
	DVI_DDC_DATA_UF	TRUE		1000	
	DVI_HPD_UF	TRUE		1000	
	+5V_DDC_SLEEP	TRUE		2000	
	+5V_DDC_SLEEP	TRUE	2	2000	
	+5V_DDC_SLEEP	TRUE	6	1000	
	LVDS	LVDS_L0N	TRUE		1000
LVDS_L0P		TRUE		1000	
LVDS_L1N		TRUE		1000	
LVDS_L1P		TRUE		1000	
LVDS_L2N		TRUE		1000	
LVDS_L2P		TRUE		1000	
CLKLVDS_LN		TRUE		1000	
CLKLVDS_LP		TRUE		1000	
LVDS_DDC_CLK		TRUE		1000	
LVDS_DDC_DATA		TRUE		1000	
+3V_LCD		TRUE	2	2000	
+3V_SLEEP		TRUE	2	2000	
+3V_SLEEP		TRUE	6	1000	
INVERTER		+14V_INV	TRUE		2000
		+5V_INV_SW	TRUE		2000
	BRIGHT_PWM	TRUE		2000	
	INV_GND	TRUE		2000	
S-VIDEO	TV_C	TRUE		1000	
	TV_Y	TRUE		2000	
	TV_COMP	TRUE		2000	
	TV_GND1	TRUE		2000	
	TV_GND2	TRUE		2000	
	INT_I2S0_SND_TO_DAC	TRUE		1000	
	INT_I2S0_SND_LRCLK	TRUE		1000	
	INT_I2S0_SND_MCLK	TRUE		1000	
LIO	INT_I2S0_SND_SCLK	TRUE		1000	
	INT_I2S0_SND_FROM_ADC	TRUE		1000	
	SND_HP_MUTE_L	TRUE		1000	
	SND_HP_MUTE	TRUE		1000	
	SND_HW_RESET_L	TRUE		1000	
	SND_HP_SENSE_L	TRUE		1000	
	SND_LIN_SENSE_L	TRUE		1000	
	INT_I2C_CLK2	TRUE		1000	
	INT_I2C_DATA2	TRUE		1000	
	ADAPTER_DET	TRUE		1000	
	CHARGE_LED_L	TRUE		1000	
	NEC_LUSB_OCI_UF	TRUE		1000	
NEC_LUSB_PPON	TRUE		1000		
+5V_MAIN	TRUE	2	2000		
+5V_SLEEP	TRUE	2	2000		
+3V_SLEEP	TRUE		2000		

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
USB	NEC_USB_DAM	TRUE		17 25 37
	NEC_USB_DAP	TRUE		17 25 37
	NEC_USB_DBM	TRUE		17 25 37
	NEC_USB_DBP	TRUE		17 25 37
	BT_USB_DM	TRUE		14 25 37
	BT_USB_DP	TRUE		14 25 37
	MODEM_USB_DM	TRUE		14 25 37
	MODEM_USB_DP	TRUE		14 25 37
	NEC_RUSB_PPON	TRUE		17 25
	NEC_RUSB_OCI_UF	TRUE		17 25
RT. USB WIRELESS	PCI_AD<0..31>	TRUE		1000
	PCI_FRAME_L	TRUE		1000
	PCI_TRDY_L	TRUE		1000
	PCI_IRDY_L	TRUE		1000
	PCI_DEVSEL_L	TRUE		1000
	PCI_STOP_L	TRUE		1000
	PCI_PAR	TRUE		1000
	AIRPORT_PCI_REQ_L	TRUE		1000
	AIRPORT_PCI_GNT_L	TRUE		1000
	AIRPORT_PCI_INT_L	TRUE		1000
OPTICAL	MAIN_RESET_L	TRUE		1000
	CLK33M_AIRPORT	TRUE		1000
	PMU_PME_L	TRUE		1000
	ROM_ONBOARD_CS_L	TRUE		1000
	ROM_OE_L	TRUE		1000
	ROM_CS_L	TRUE		1000
	ROM_RW_L	TRUE		1000
	RF_DISABLE_L	TRUE		1000
	AIRPORT_CLKRUN_L	TRUE		1000
	+3V_AIRPORT	TRUE	4	2000
EIDE_OPTICAL_DATA<0..15>	TRUE		2000	
EIDE_OPTICAL_DMA_RD	TRUE		2000	
EIDE_OPTICAL_READ_L	TRUE		2000	
EIDE_OPTICAL_DMAACK_L	TRUE		2000	
EIDE_OPTICAL_ADDR<0..2>	TRUE		2000	
EIDE_OPTICAL_CS0_L	TRUE		2000	
EIDE_OPTICAL_CS1_L	TRUE		2000	
EIDE_OPTICAL_RST_L	TRUE		2000	
EIDE_OPTICAL_WR_L	TRUE		2000	
EIDE_OPTICAL_IOCHRDY	TRUE		2000	
EIDE_OPTICAL_INT	TRUE		2000	
TRACKPAD	+5V_TPAD_SLEEP	TRUE		3000
	TPAD_F_TXD	TRUE		3000
	TPAD_F_RXD	TRUE		3000
	LID_CLOSED_L	TRUE		3000
MODEM/ SERIAL	+3V_HALL_EFFECT	TRUE		3000
	SOFT_PWR_ON_L	TRUE		3000
	COMM_RESET_L	TRUE		4000
	COMM_SHUTDOWN	TRUE		4000
	COMM_RING_DET_L	TRUE		4000
	COMM_TXD_L	TRUE		4000
	COMM_TRXC	TRUE		4000
	COMM_GPIO_L	TRUE		4000
	COMM_DTR_L	TRUE		4000
	COMM_RTS_L	TRUE		4000
COMM_RXD	TRUE		4000	
KEYBOARD	KBD_ID	TRUE		3000
	KBD_INTL	TRUE		3000
	KBD_JIS	TRUE		3000
	KBD_CAPSLOCK_LED	TRUE		3000
	KBD_NUMLOCK_LED	TRUE		3000
	KBD_FUNCTION_L	TRUE		3000
	KBD_COMMAND_L	TRUE		3000
	KBD_OPTION_L	TRUE		3000
	KBD_CONTROL_L	TRUE		3000
	KBD_SHIFT_L	TRUE		3000
BATTERY	KBD_X<0..9>	TRUE		3000
	KBD_Y<0..7>	TRUE		3000
	+BATT_POS	TRUE		1000
	BATT_NEG	TRUE		1000
	BATT_CLK	TRUE		1000
FANS	BATT_DATA	TRUE		1000
	PMU_BATT_DET_L	TRUE		1000
	+FAN_PWR	TRUE		3000
	FAN1_TACH	TRUE		3000
ETHERNET	FAN2_TACH	TRUE		3000
	FAN1_GND	TRUE		3000
FIREWIRE	FAN2_GND	TRUE		3000
	MDI_P<0..3>	TRUE		1000
MDI_M<0..3>	TRUE		1000	
FIREWIRE	FW_TP00P	TRUE		1000
	FW_TP00N	TRUE		1000
	FW_TP00R	TRUE		1000
	FW_TP10P	TRUE		1000
	FW_TP10N	TRUE		1000
	FW_VGND	TRUE		1000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000
	FW_TP01N	TRUE		1000
	FW_TP11P	TRUE		1000
	FW_TP11N	TRUE		1000
	+FW_VP1	TRUE		1000
FW_VGND	TRUE		1000	
DC_PWR_IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
LMU/ALS	ST7_SLEEP_LED_H	TRUE		23
	PMU_SLEEP_LED	TRUE		23
	PMU_LID_CLOSED_L	TRUE		23 29
	LMU_DETECT	TRUE		23
MISC.	SLEEP_LED	TRUE	6 (100 MIL PROBE PREFERRED)	23
	PMU_KB_RESET_L	TRUE		29
	SLEEP	TRUE		23 25 29 32 34
	PMU_CPU_HRESET_L	TRUE		6 29
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		29 33

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER 051-6770 B REV. 39 OF 44

REVISION HISTORY

Proto/EVT Release

- 10/27/03 - 1. Schematic originated from Q16 MLB
- 11/10/03 - 1. Replace U56 symbol
- 2. Connect OVDSENSE to MAXBUS SLEEP
- 3. Modify SRW0, SRW1 and IAPRY0 connection
- 4. Connect SENSEDD to CPU_VCORE_SLEEP (PAGE 5)
- 5. Connect SENSEDD to CPU_VCORE_SLEEP
- 6. Connect SENSEGND to GND
- 7. Add 4 pcs 0 ohm resistor for AMD BootRom issue (R1,R194,R236,R271)
- 8. Connect TEMP_ANODE and TEMP_CATHODE to ADT7460
- 9. Modify CPU PLL config
- 10. Add 0 ohm resistor on CG_FSEL Intrepid side(R450)
- 11. Replace U4 symbol
- 12. Change R743 from 2m ohm to 1m ohm
- 13. Change R774, C781, C788, C793, C797, C802 from 220uF to 330uF
- 14. Change R748 from 410 ohm to 10 ohm
- 12/01/03 - 1. Modify CPU_VCORE setting.
- 12/02/03 - 1. Modify CPU_BTR CPU_VCORE VID setting
- 12/05/03 - 1. Add CPU_AVDD LDO (Page 5)
- 2. Change Q45 and Q41 to IRF7805 (376S0035)
- 3. Change Q47 and Q42 to IRF7911W (376S0104)
- 4. Change R402 and R405 to 10 ohm resistors
- 5. Connect INT_TDO from Intrepid to Cypress Chip PD* (U31)
- 12/12/03 - 1. Add R468 and R601 for MAX1715 2.5V adjust
- 2. Modify CPU_VCORE setting to Motorola hew spec
- 3. Modify LDO power sequence
- 12/16/03 - 1. Add 10K pull down for INT_TDO on page 13
- 12/17/03 - 1. Change LDO Vin from +3V_MAIN to +3V_SLEEP
- 2. Connect INT_TDO from Intrepid to Marvell 88E1111(U43)
- 3. Add R755,R756,R758,R759 for power rail

DVT Release (Rev. 02)

- 01/30/04 - 1. Add Soft Modem (Pin#7) 10K pull-up at J15.7 (Pg 25)
- 2. Add BOM Table for R377 2.2K Ohm VCore Offset (Pg 33)
- 02/04/04 - 1. C811 change to 4.7uF per MOT A7PM requirement (Pg 5)
- 2. NO STUFF R236,R1,R271&R194 to remove PCI stub (Pg 9)

DVT Release (Rev. 03)

- 02/12/04 - 1. CPU_VCore adjustment for V1.1 A7PM CPU (Pg 33)
- 2. CPU_AVDD adjustment for V1.1 A7PM CPU (Pg 5)
- 3. ATI INT_TMDS Termination change to 0 ohm, Qty:8 (Pg 20)
- 4. AGP I/O VREF voltage divider change to both 1K ohm (Pg 12)

DVT Release (Rev. 04)

- 02/13/04 - 1. INT. TMDS Termination change to 2* 49.9ohm = 100ohm (Pg 20)

PVT Release (Rev. A)

- 03/11/04 - 1. INT. TMDS Termination change to 2* 75 ohm = 150ohm (except CLK pair) (Pg 20)
- 2. USB series termination near NEC PHY change to 47 ohm (Pg 17)

PVT Release (Rev. A - 051-6570)

- 04/02/04 - 1. USB series termination near NEC PHY change to 43.2 ohm (Pg 17)

Production Release (Rev. A - 051-6653)

- 04/09/04 - 1. Updated to Apollo 7PM rev 1.1.1 part numbers (Pg 5)
- 04/09/04 - 2. Updated to production BootROM part number (Pg 9)

Production Release (Rev. B - 051-6653)

- 04/30/04 - 1. Updated to Fast Intrepid part for 6A ReadMacro Delay value (Pg 8-15)
- 04/30/04 - 2. Add ATI M11 A16 parts as alternative for A15 parts (Pg 19-21)
- 04/30/04 - 3. Use new VGA filter to remove ghost image on external VGA display (Pg 22)

Production Release (Rev. C - 051-6653)

- 05/27/04 - 1. Updated BOM : 11380006 -> 11381000
- 05/27/04 - 2. Updated BOM : 13280020 -> 13280100

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6770	B
	SCALE	SHT	
	NONE	40	44

		8		7		6		5		4		3		2		1								
		*** Part Cross-Reference for the entire design ***																						
D	C1	CAP	5	C168	CAP	16	C235	CAP	16	C303	CAP	22	C373	CAP	27	C442	IND	32	R72	RES	33	R240	RES	14
	C2	CAP	5	C169	CAP	11	C236	CAP	31	C304	CAP	20	C374	CAP	26	C443	IND	34	R73	RES	30	R241	RES	14
	C3	CAP	33	C170	CAP	16	C237	CAP	14	C305	CAP	21	C375	CAP	26	C444	IND	30	R74	RES	30	R242	RES	24
	C4	CAP	33	C171	CAP	16	C238	CAP	34	C306	CAP	21	C376	CAP	27	C445	IND	31	R75	RES	30	R243	RES	14
	C5	CAP	33	C172	CAP	16	C239	CAP	29	C307	CAP	20	C377	CAP	27	C446	IND	19	R76	RES	7	R244	RES	12
	C6	CAP	33	C173	CAP	16	C240	CAP	29	C308	CAP	19	C378	CAP	27	C447	IND	23	R77	RES	30	R245	RES	12
	C7	CAP	33	C174	CAP	11	C241	CAP	16	C309	CAP	16	C379	CAP	16	C448	IND	20	R78	RES	7	R246	RES	7
	C8	CAP	32	C175	CAP	16	C242	CAP	16	C310	CAP	20	C380	CAP	26	C449	IND	31	R79	RES	7	R247	RES	9
	C9	CAP	5	C176	CAP	16	C243	CAP	16	C311	CAP	21	C381	CAP	27	C450	IND	30	R80	RES	33	R248	RES	29
	C10	CAP	5	C177	CAP	16	C244	CAP	16	C312	CAP	16	C382	CAP	27	C451	IND	31	R81	RES	33	R249	RES	19
C	C11	CAP	5	C178	CAP	16	C245	CAP	16	C313	CAP	20	C383	CAP	27	C452	IND	22	R82	RES	30	R250	RES	14
	C12	CAP	33	C179	CAP	16	C246	CAP	16	C314	CAP	19	C384	CAP	27	C453	IND	22	R83	RES	30	R251	RES	24
	C13	CAP	33	C180	CAP	16	C247	CAP	16	C315	CAP	11	C385	CAP	32	C454	IND	21	R84	RES	32	R252	RES	12
	C14	CAP	33	C181	CAP	16	C248	CAP	16	C316	CAP	19	C386	CAP	32	C455	IND	21	R85	RES	33	R253	RES	12
	C15	CAP	33	C182	CAP	16	C249	CAP	16	C317	CAP	16	C387	CAP	32	C456	IND	21	R86	RES	33	R254	RES	12
	C16	CAP	33	C183	CAP	16	C250	CAP	16	C318	CAP	16	C388	CAP	19	C457	IND	21	R87	RES	34	R255	RES	12
	C17	CAP	5	C184	CAP	16	C251	CAP	16	C319	CAP	21	C389	CAP	25	C458	IND	19	R88	RES	7	R256	RES	12
	C18	CAP	5	C185	CAP	16	C252	CAP	16	C320	CAP	21	C390	CAP	34	C459	IND	19	R89	RES	5	R257	RES	9
	C19	CAP	5	C186	CAP	16	C253	CAP	16	C321	CAP	21	C391	CAP	19	C460	IND	21	R90	RES	33	R258	RES	14
	C20	CAP	22	C187	CAP	8	C254	CAP	16	C322	CAP	20	C392	CAP	14	C461	IND	21	R91	RES	21	R259	RES	13
B	C21	CAP	33	C188	CAP	23	C255	CAP	34	C323	CAP	11	C393	CAP	11	C462	IND	20	R92	RES	7	R260	RES	9
	C22	CAP	33	C189	CAP	16	C256	CAP	11	C324	CAP	11	C394	CAP	11	C463	IND	20	R93	RES	32	R261	RES	29
	C23	CAP	33	C190	CAP	12	C257	CAP	16	C325	CAP	20	C395	CAP	20	C464	IND	20	R94	RES	30	R262	RES	24
	C24	CAP	33	C191	CAP	16	C258	CAP	16	C326	CAP	16	C396	CAP	16	C465	IND	20	R95	RES	33	R263	RES	13
	C25	CAP	5	C192	CAP	34	C259	CAP	16	C327	CAP	20	C397	CAP	25	C466	IND	20	R96	RES	33	R264	RES	24
	C26	CAP	5	C193	CAP	34	C260	CAP	16	C328	CAP	20	C398	CAP	25	C467	IND	20	R97	RES	33	R265	RES	9
	C27	CAP	5	C194	CAP	16	C261	CAP	19	C329	CAP	19	C399	CAP	19	C468	IND	20	R98	RES	33	R266	RES	29
	C28	CAP	5	C195	CAP	34	C262	CAP	16	C330	CAP	22	C400	CAP	22	C469	IND	20	R99	RES	33	R267	RES	24
	C29	CAP	5	C196	CAP	34	C263	CAP	16	C331	CAP	22	C401	CAP	22	C470	IND	20	R100	RES	33	R268	RES	24
	C30	CAP	5	C197	CAP	17	C264	CAP	16	C332	CAP	20	C402	CAP	20	C471	IND	20	R101	RES	33	R269	RES	13
A	C31	CAP	33	C198	CAP	23	C265	CAP	16	C333	CAP	21	C403	CAP	21	C472	IND	20	R102	RES	33	R270	RES	24
	C32	CAP	33	C199	CAP	16	C266	CAP	16	C334	CAP	21	C404	CAP	21	C473	IND	20	R103	RES	33	R271	RES	12
	C33	CAP	33	C200	CAP	23	C267	CAP	16	C335	CAP	21	C405	CAP	21	C474	IND	20	R104	RES	33	R272	RES	12
	C34	CAP	33	C201	CAP	16	C268	CAP	16	C336	CAP	21	C406	CAP	21	C475	IND	20	R105	RES	33	R273	RES	12
	C35	CAP	33	C202	CAP	16	C269	CAP	16	C337	CAP	21	C407	CAP	21	C476	IND	20	R106	RES	33	R274	RES	12
	C36	CAP	33	C203	CAP	16	C270	CAP	16	C338	CAP	21	C408	CAP	21	C477	IND	20	R107	RES	33	R275	RES	12
	C37	CAP	33	C204	CAP	16	C271	CAP	16	C339	CAP	21	C409	CAP	21	C478	IND	20	R108	RES	33	R276	RES	12
	C38	CAP	33	C205	CAP	16	C272	CAP	16	C340	CAP	21	C410	CAP	21	C479	IND	20	R109	RES	33	R277	RES	12
	C39	CAP	33	C206	CAP	16	C273	CAP	16	C341	CAP	21	C411	CAP	21	C480	IND	20	R110	RES	33	R278	RES	12
	C40	CAP	33	C207	CAP	16	C274	CAP	16	C342	CAP	21	C412	CAP	21	C481	IND	20	R111	RES	33	R279	RES	12
C41	CAP	33	C208	CAP	16	C275	CAP	16	C343	CAP	21	C413	CAP	21	C482	IND	20	R112	RES	33	R280	RES	12	
		www.vinafix.vn																						

