

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

DRAWING				CK APPD	ENG APPD
REV	ZONE	ECN	DESCRIPTION OF CHANGE	DATE	DATE
02		248015	ENGINEERING RELEASED	12/05/02	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7447 MAXBUS INTERFACE
6	MPC7447 DATA / NC PINS / BOOTBANGER
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	400PIN STACKED DDR SODIMM CONNECTOR
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS/1.5V LDO
16	INTREPID DECOUPLING
17	USB 2.0 INTERFACE (uPD720101)
18	CARDBUS INTERFACE (PCI1510)
19	M10 AGP INTERFACE & SPREAD SPECTRUM SUPPORT External TMDS (DVI Transmitter SIL1162)
20	M10 LVDS/TMDS/GPIO & GPU VCORE
21	M10 POWER

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO, LVDS
23	KBD,TPAD,HALL EFFECT,PWR BUTTON,LMU/SENSOR
24	INTERNAL CONNECTORS - AIRPORT, HARD DRIVE, OPTICAL DRIVE
25	FAN CONTROLLER, USB MODEM/SOFT MODEM, SOUND/LEFT USB/BLEETOOTH, SERIAL DEBUG
26	GIGABIT ETHERNET INTERFACE
27	FIREWIRE PHY
28	FIREWIRE PORTS
29	PMU
30	BATTERY CHARGER AND CONNECTOR
31	PBUS SUPPLY / PMU SUPPLY / BACKUP BATTERY
32	3.3V / 5V SYSTEM POWER SUPPLY
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 4) - DDR MEM/CLK
36	SIGNAL CONSTRAINTS (2 OF 4) - CPU
37	SIGNAL CONSTRAINTS (3 OF 4) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (4 OF 4) - POWER NETS
39	FUNCTIONAL TESTPOINTS
40	REVISION HISTORY
41	SIGNAL LOCATIONS
42	COMPONENT LOCATIONS (1 OF 2)
43	COMPONENT LOCATIONS (2 OF 2)


SCHEM, MLB, PB15


Thu Aug 7 21:07:05 2003

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
SSCG	NO_SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
USB_MODEM	SOFT_MODEM
GPU_PWRMSR	INT_TMDS
GPU_SS	
VGA_BUFFER_RES	
EXT_TMDS	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6338	1	SCHEM,MLB,PB15	SCH1	
820-1441	1	PCBF,MLB,PB15	PCB1	
065-3951	1	CMNPRTS,MLB,PB15	DMS1	DMS630-4285&DMS630-4721
065-3952	1	SELPRTS,MLB,PB15,BTR	DMS2	DMS630-4285
065-4479	1	SELPRTS,MLB,PB15,BST	DMS3	DMS630-4721

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____		DRAPPER	DESIGN CR	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____		ENG APPD	MFG APPD		
X.XXX : _____		QA APPD	DESIGNER		
ANGLES : _____		RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D DRAWING NUMBER 401243 REV. AA	
				SHT 1 OF 44	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE		SHT	OF
NONE		2	44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHEET		OF
NONE	3		44


PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 10
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION




BOARD HOLES

CHASSIS MOUNTS


ASICS HEATSINK MOUNTS




I/O AREA




INVERTER



MECH. HOLES




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHEET		OF
NONE	4		44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782748	1	IC, APOLLO7, 1.X, 1.25GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BST
33782732	1	IC, APOLLO7, 1.X, 1.0GHZ, 1.XV CORE, 85C	U56	CRITICAL	CPU_BTR

OMIT
U56
800MHZ
APOLLO_MPC7445_360
BGA
 (1 OF 3)
MPC7447

PAGE (PG 32)

Pin	Signal	Pin	Signal
H8	H10	H10	H10
H7	H7	H9	H9
J7	J7	J11	J11
J9	J9	J13	J13
J11	J11	K8	K8
J13	J13	K10	K10
J15	J15	K12	K12
J17	J17	K14	K14
J19	J19	L7	L7
J21	J21	L9	L9
J23	J23	L11	L11
J25	J25	L13	L13
J27	J27	M8	M8
J29	J29	M10	M10
J31	J31	M12	M12
K4	K4	N4	N4
K2	K2	N2	N2
K6	K6	N6	N6
K8	K8	N8	N8
K10	K10	N10	N10
K12	K12	N12	N12
K14	K14	N14	N14
K16	K16	N16	N16
K18	K18	N18	N18
K20	K20	N20	N20
K22	K22	N22	N22
K24	K24	N24	N24
K26	K26	N26	N26
K28	K28	N28	N28
K30	K30	N30	N30
K32	K32	N32	N32
K34	K34	N34	N34
K36	K36	N36	N36
K38	K38	N38	N38
K40	K40	N40	N40
K42	K42	N42	N42
K44	K44	N44	N44
K46	K46	N46	N46
K48	K48	N48	N48
K50	K50	N50	N50
K52	K52	N52	N52
K54	K54	N54	N54
K56	K56	N56	N56
K58	K58	N58	N58
K60	K60	N60	N60
K62	K62	N62	N62
K64	K64	N64	N64
K66	K66	N66	N66
K68	K68	N68	N68
K70	K70	N70	N70
K72	K72	N72	N72
K74	K74	N74	N74
K76	K76	N76	N76
K78	K78	N78	N78
K80	K80	N80	N80
K82	K82	N82	N82
K84	K84	N84	N84
K86	K86	N86	N86
K88	K88	N88	N88
K90	K90	N90	N90
K92	K92	N92	N92
K94	K94	N94	N94
K96	K96	N96	N96
K98	K98	N98	N98
K100	K100	N100	N100
L6	L6	P3	P3
L8	L8	P5	P5
L10	L10	P7	P7
L12	L12	P9	P9
L14	L14	P11	P11
L16	L16	P13	P13
L18	L18	P15	P15
L20	L20	P17	P17
L22	L22	P19	P19
L24	L24	P21	P21
L26	L26	P23	P23
L28	L28	P25	P25
L30	L30	P27	P27
L32	L32	P29	P29
L34	L34	P31	P31
L36	L36	P33	P33
L38	L38	P35	P35
L40	L40	P37	P37
L42	L42	P39	P39
L44	L44	P41	P41
L46	L46	P43	P43
L48	L48	P45	P45
L50	L50	P47	P47
L52	L52	P49	P49
L54	L54	P51	P51
L56	L56	P53	P53
L58	L58	P55	P55
L60	L60	P57	P57
L62	L62	P59	P59
L64	L64	P61	P61
L66	L66	P63	P63
L68	L68	P65	P65
L70	L70	P67	P67
L72	L72	P69	P69
L74	L74	P71	P71
L76	L76	P73	P73
L78	L78	P75	P75
L80	L80	P77	P77
L82	L82	P79	P79
L84	L84	P81	P81
L86	L86	P83	P83
L88	L88	P85	P85
L90	L90	P87	P87
L92	L92	P89	P89
L94	L94	P91	P91
L96	L96	P93	P93
L98	L98	P95	P95
L100	L100	P97	P97
M8	M8	R5	R5
M10	M10	R7	R7
M12	M12	R9	R9
M14	M14	R11	R11
M16	M16	R13	R13
M18	M18	R15	R15
M20	M20	R17	R17
M22	M22	R19	R19
M24	M24	R21	R21
M26	M26	R23	R23
M28	M28	R25	R25
M30	M30	R27	R27
M32	M32	R29	R29
M34	M34	R31	R31
M36	M36	R33	R33
M38	M38	R35	R35
M40	M40	R37	R37
M42	M42	R39	R39
M44	M44	R41	R41
M46	M46	R43	R43
M48	M48	R45	R45
M50	M50	R47	R47
M52	M52	R49	R49
M54	M54	R51	R51
M56	M56	R53	R53
M58	M58	R55	R55
M60	M60	R57	R57
M62	M62	R59	R59
M64	M64	R61	R61
M66	M66	R63	R63
M68	M68	R65	R65
M70	M70	R67	R67
M72	M72	R69	R69
M74	M74	R71	R71
M76	M76	R73	R73
M78	M78	R75	R75
M80	M80	R77	R77
M82	M82	R79	R79
M84	M84	R81	R81
M86	M86	R83	R83
M88	M88	R85	R85
M90	M90	R87	R87
M92	M92	R89	R89
M94	M94	R91	R91
M96	M96	R93	R93
M98	M98	R95	R95
M100	M100	R97	R97
N4	N4	T1	T1
N6	N6	T3	T3
N8	N8	T5	T5
N10	N10	T7	T7
N12	N12	T9	T9
N14	N14	T11	T11
N16	N16	T13	T13
N18	N18	T15	T15
N20	N20	T17	T17
N22	N22	T19	T19
N24	N24	T21	T21
N26	N26	T23	T23
N28	N28	T25	T25
N30	N30	T27	T27
N32	N32	T29	T29
N34	N34	T31	T31
N36	N36	T33	T33
N38	N38	T35	T35
N40	N40	T37	T37
N42	N42	T39	T39
N44	N44	T41	T41
N46	N46	T43	T43
N48	N48	T45	T45
N50	N50	T47	T47
N52	N52	T49	T49
N54	N54	T51	T51
N56	N56	T53	T53
N58	N58	T55	T55
N60	N60	T57	T57
N62	N62	T59	T59
N64	N64	T61	T61
N66	N66	T63	T63
N68	N68	T65	T65
N70	N70	T67	T67
N72	N72	T69	T69
N74	N74	T71	T71
N76	N76	T73	T73
N78	N78	T75	T75
N80	N80	T77	T77
N82	N82	T79	T79
N84	N84	T81	T81
N86	N86	T83	T83
N88	N88	T85	T85
N90	N90	T87	T87
N92	N92	T89	T89
N94	N94	T91	T91
N96	N96	T93	T93
N98	N98	T95	T95
N100	N100	T97	T97
P3	P3	U1	U1
P5	P5	U3	U3
P7	P7	U5	U5
P9	P9	U7	U7
P11	P11	U9	U9
P13	P13	U11	U11
P15	P15	U13	U13
P17	P17	U15	U15
P19	P19	U17	U17
P21	P21	U19	U19
P23	P23	U21	U21
P25	P25	U23	U23
P27	P27	U25	U25
P29	P29	U27	U27
P31	P31	U29	U29
P33	P33	U31	U31
P35	P35	U33	U33
P37	P37	U35	U35
P39	P39	U37	U37
P41	P41	U39	U39
P43	P43	U41	U41
P45	P45	U43	U43
P47	P47	U45	U45
P49	P49	U47	U47
P51	P51	U49	U49
P53	P53	U51	U51
P55	P55	U53	U53
P57	P57	U55	U55
P59	P59	U57	U57
P61	P61	U59	U59
P63	P63	U61	U61
P65	P65	U63	U63
P67	P67	U65	U65
P69	P69	U67	U67
P71	P71	U69	U69
P73	P73	U71	U71
P75	P75	U73	U73
P77	P77	U75	U75
P79	P79	U77	U77
P81	P81	U79	U79
P83	P83	U81	U81
P85	P85	U83	U83
P87	P87	U85	U85
P89	P89	U87	U87
P91	P91	U89	U89
P93	P93	U91	U91
P95	P95	U93	U93
P97	P97	U95	U95
P99	P99	U97	U97
P101	P101	U99	U99
P103	P103	U101	U101
P105	P105	U103	U103
P107	P107	U105	U105
P109	P109	U107	U107
P111	P111	U109	U109
P113	P113	U111	U111
P115	P115	U113	U113
P117	P117	U115	U115
P119	P119	U117	U117
P121	P121	U119	U119
P123	P123	U121	U121
P125	P125	U123	U123
P127	P127	U125	U125
P129	P129	U127	U127
P131	P131	U129	U129
P133	P133	U131	U131
P135	P135	U133	U133
P137	P137	U135	U135
P139	P139	U137	U137
P141	P141	U139	U139
P143	P143	U141	U141
P145	P145	U143	U143
P147	P147	U145	U145
P149	P149	U147	U147
P151	P151	U149	U149
P153	P153	U151	U151
P155	P155	U153	U153
P157	P157	U155	U155
P159	P159	U157	U157
P161	P161	U159	U159
P163	P163	U161	U161
P165	P165	U163	U163
P167	P167	U165	U165
P169	P169	U167	U167
P171	P171	U169	U169
P173	P173	U171	U171
P175	P175	U173	U173
P177	P177	U175	U175
P179	P179	U177	U177
P181	P181	U179	U179
P183	P183	U181	U181
P185	P185	U183	U183
P187	P187	U185	U185
P189	P189	U187	U187
P191	P191	U189	U189
P193	P193	U191	U191
P195	P195	U193	U193
P197	P197	U195	U195
P199	P199	U197	U197
P201	P201	U199	U199
P203	P203	U201	U201
P205	P205	U203	U203
P207	P207	U205	U205
P209	P209	U207	U207
P211	P211	U209	U209
P213	P213	U211	U211
P215	P215	U213	U213
P217	P217	U215	U215
P219	P219	U217	U217
P221	P221	U219	U219
P223	P223	U221	U221
P225	P225	U223	U223
P227	P227	U225	U225
P229	P229	U227	U227
P231	P231	U229	U229
P233	P233	U231	U231
P235	P235	U233	U233
P237	P237	U235	U235
P239	P239	U237	U237
P241	P241	U239	U239
P243	P243	U241	U241
P245	P245	U243	U243
P247	P247	U245	U245
P249	P249	U247	U247
P251	P251	U249	U249
P253	P253	U251	U251
P255	P255	U253	

8

7

6

5

4

3

2

1

D

C

B

A

D

C

B

A

36	CPU_DATA<0>	R15	D0
36	CPU_DATA<1>	W15	D1
36	CPU_DATA<2>	T14	D2
36	CPU_DATA<3>	V16	D3
36	CPU_DATA<4>	W16	D4
36	CPU_DATA<5>	T15	D5
36	CPU_DATA<6>	U15	D6
36	CPU_DATA<7>	F14	D7
36	CPU_DATA<8>	V13	D8
36	CPU_DATA<9>	W13	D9
36	CPU_DATA<10>	T13	D10
36	CPU_DATA<11>	F13	D11
36	CPU_DATA<12>	U14	D12
36	CPU_DATA<13>	W14	D13
36	CPU_DATA<14>	R12	D14
36	CPU_DATA<15>	T12	D15
36	CPU_DATA<16>	W12	D16
36	CPU_DATA<17>	V12	D17
36	CPU_DATA<18>	N11	D18
36	CPU_DATA<19>	N10	D19
36	CPU_DATA<20>	R11	D20
36	CPU_DATA<21>	U11	D21
36	CPU_DATA<22>	W11	D22
36	CPU_DATA<23>	T11	D23
36	CPU_DATA<24>	R10	D24
36	CPU_DATA<25>	N9	D25
36	CPU_DATA<26>	F10	D26
36	CPU_DATA<27>	U10	D27
36	CPU_DATA<28>	R9	D28
36	CPU_DATA<29>	W10	D29
36	CPU_DATA<30>	U9	D30
36	CPU_DATA<31>	V9	D31
36	CPU_DATA<32>	W5	D32
36	CPU_DATA<33>	U6	D33
36	CPU_DATA<34>	T5	D34
36	CPU_DATA<35>	U5	D35
36	CPU_DATA<36>	W7	D36
36	CPU_DATA<37>	R6	D37
36	CPU_DATA<38>	F7	D38
36	CPU_DATA<39>	V6	D39
36	CPU_DATA<40>	F17	D40
36	CPU_DATA<41>	R19	D41
36	CPU_DATA<42>	V18	D42
36	CPU_DATA<43>	R18	D43
36	CPU_DATA<44>	V19	D44
36	CPU_DATA<45>	T19	D45
36	CPU_DATA<46>	U19	D46
36	CPU_DATA<47>	W19	D47
36	CPU_DATA<48>	U18	D48
36	CPU_DATA<49>	W17	D49
36	CPU_DATA<50>	W18	D50
36	CPU_DATA<51>	T16	D51
36	CPU_DATA<52>	T18	D52
36	CPU_DATA<53>	T17	D53
36	CPU_DATA<54>	W3	D54
36	CPU_DATA<55>	V17	D55
36	CPU_DATA<56>	U4	D56
36	CPU_DATA<57>	U8	D57
36	CPU_DATA<58>	U7	D58
36	CPU_DATA<59>	R7	D59
36	CPU_DATA<60>	P6	D60
36	CPU_DATA<61>	R8	D61
36	CPU_DATA<62>	W8	D62
36	CPU_DATA<63>	T8	D63
	NC_T3		DP0
	NC_W4		DP1
	NC_T4		DP2
	NC_W9		DP3
	NC_W6		DP4
	NC_V3		DP5
	NC_N8		DP6
	NC_W6		DP7

OMIT
U56
800MHZ
BGA
(2 OF 3)

APOLLO_MPC7445_360

NC_F18 NC_F18
NC_F17 NC_F17
NC_F19 NC_F19
NC_H19 NC_H19
NC_H18 NC_H18
NC_H17 NC_H17
NC_H16 NC_H16
NC_E19 NC_E19
NC_D18 NC_D18
NC_F16 NC_F16
NC_G16 NC_G16
NC_D19 NC_D19
NC_F15 NC_F15
NC_G19 NC_G19
NC_E16 NC_E16
NC_D17 NC_D17
NC_D16 NC_D16



OMIT
U56
800MHZ
BGA
(3 OF 3)

APOLLO_MPC7445_360


NC_P15 NC_P15
NC_L15 NC_L15
NC_N15 NC_N15
NC_P18 NC_P18
NC_N14 NC_N14
NC_M14 NC_M14
NC_M17 NC_M17
NC_N13 NC_N13
NC_E16 NC_E16
NC_M19 NC_M19
NC_M16 NC_M16
NC_P19 NC_P19
NC_N17 NC_N17
NC_M15 NC_M15
NC_L17 NC_L17
NC_L14 NC_L14
NC_K15 NC_K15
NC_J14 NC_J14
NC_J18 NC_J18
NC_J19 NC_J19
NC_J15 NC_J15
NC_K19 NC_K19
NC_J16 NC_J16
NC_H15 NC_H15
NC_L16 NC_L16
NC_P16 NC_P16
NC_M18 NC_M18
NC_L19 NC_L19
NC_L18 NC_L18
NC_K18 NC_K18
NC_J17 NC_J17
NC_K16 NC_K16
NC_C19 NC_C19
NC_D15 NC_D15
NC_G15 NC_G15
NC_C18 NC_C18
NC_A16 NC_A16
NC_B19 NC_B19
NC_A19 NC_A19
NC_D14 NC_D14
NC_E15 NC_E15
NC_B15 NC_B15
NC_B17 NC_B17
NC_C17 NC_C17
NC_C16 NC_C16
NC_G13 NC_G13
NC_E14 NC_E14
NC_H14 NC_H14
NC_G14 NC_G14
NC_C15 NC_C15
NC_A17 NC_A17
NC_G12 NC_G12
NC_F14 NC_F14
NC_F13 NC_F13
NC_E13 NC_E13
NC_B16 NC_B16
NC_A15 NC_A15
NC_C14 NC_C14
NC_A18 NC_A18
NC_A13 NC_A13
NC_F12 NC_F12
NC_A14 NC_A14
NC_G11 NC_G11
NC_C13 NC_C13

NC_N12 NC_N12
NC_N18 NC_N18
NC_K17 NC_K17
NC_N19 NC_N19
NC_B18 NC_B18
NC_E12 NC_E12
NC_B13 NC_B13
NC_B14 NC_B14
NC_A6 NC_A6

BOOT BANGER - TWEAK PROCESSOR BITS AFTER POWER-ON



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240 FW GT4 BBANGER MCU, PROGRAMMED W/ BBANGER	U54	BBANG




MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	NONE	SHT	OF
		6	44

CPU PLL CONFIG CIRCUITRY





STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 0123 E ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY





THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	401243	AA
SCALE	SHT	7 OF 44
NONE		

INTREPID BOOT STRAPS



FB BUFFER HAS 50 OHM OUTPUT IMPEDANCE




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELDPT1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 401243	AA
SHEET		OF	
8		44	

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS



PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC0_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC0_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC0_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC0_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	F32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	M29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	G32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRDM_0	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRDM_1	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRDM_2	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRDM_3	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRDM_4	AM35	MEM_CKE<1>
MEM_DATA<40>	F33	DDR_DATA_40	DDRDM_5	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRDM_6	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDRSELHI_0	AB32	MEM_MUXSEL_MSB_L_TP
MEM_DATA<43>	F36	DDR_DATA_43	DDRSELHI_1	AE29	MEM_MUXSEL_MSB
MEM_DATA<44>	R36	DDR_DATA_44	DDRSELLO_0	N30	MEM_MUXSEL_LSB_L_TP
MEM_DATA<45>	R35	DDR_DATA_45	DDRSELLO_1	T32	MEM_MUXSEL_LSB
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_L_UF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_L_UF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0_L_UF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	Y32	SYSCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	Y35	SYSCLK_DDRCLK_B1_L_UF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			

U51
INTREPID-REV2.1
(2 OF 9)
CRITICAL

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS


CS

CKE


ADDR

BA


CNTL



1MB BOOT ROM




Weak pulldowns ensure CKEs stay low after 2.5V I/O to Intrepid shuts off.



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 401243	AA
		SHT	OF
		9	44




SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND

16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHT	10	44
NONE			



SLOT "A"
LOWER SLOT
FACTORY SLOT

SLOT "B"
UPPER SLOT
CUSTOMER SLOT

NOTE: The SODIMM connector footprint has a through-hole slot on the PCB for additional mounting



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE



II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE: NONE	DRAWING NUMBER: D 401243	REV: AA
	SHEETS: 11 OF 44		



AGP PULL-UPS/PULL DOWNS




NOTE: Designs using AGP slot should use 52-ohm a resistor here.

AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP

AGP INTERFACES

AGPREQ	AT33	AGP_REQ_L	12 19 37
AGPGNT	AM29	AGP_GNT_L	12 19 37
AGPAD0	AR19	AGP_Ad<0>	19 37
AGPAD1	AM19	AGP_Ad<1>	19 37
AGPAD2	AT20	AGP_Ad<2>	19 37
AGPAD3	AR20	AGP_Ad<3>	19 37
AGPAD4	AT21	AGP_Ad<4>	19 37
AGPAD5	AN20	AGP_Ad<5>	19 37
AGPAD6	AR21	AGP_Ad<6>	19 37
AGPAD7	AN21	AGP_Ad<7>	19 37
AGPAD8	AM21	AGP_Ad<8>	19 37
AGPAD9	AT22	AGP_Ad<9>	19 37
AGPAD10	AR22	AGP_Ad<10>	19 37
AGPAD11	AN22	AGP_Ad<11>	19 37
AGPAD12	AM22	AGP_Ad<12>	19 37
AGPAD13	AN23	AGP_Ad<13>	19 37
AGPAD14	AR23	AGP_Ad<14>	19 37
AGPAD15	AT24	AGP_Ad<15>	19 37
AGPAD16	AM23	AGP_Ad<16>	19 37
AGPAD17	AR24	AGP_Ad<17>	19 37
AGPAD18	AT25	AGP_Ad<18>	19 37
AGPAD19	AN25	AGP_Ad<19>	19 37
AGPAD20	AM24	AGP_Ad<20>	19 37
AGPAD21	AR25	AGP_Ad<21>	19 37
AGPAD22	AL24	AGP_Ad<22>	19 37
AGPAD23	AR26	AGP_Ad<23>	19 37
AGPAD24	AT26	AGP_Ad<24>	19 37
AGPAD25	AM25	AGP_Ad<25>	19 37
AGPAD26	AN26	AGP_Ad<26>	19 37
AGPAD27	AR26	AGP_Ad<27>	19 37
AGPAD28	AT27	AGP_Ad<28>	19 37
AGPAD29	AN27	AGP_Ad<29>	19 37
AGPAD30	AR28	AGP_Ad<30>	19 37
AGPAD31	AN27	AGP_Ad<31>	19 37
AGPCBE_0	AM20	AGP_CBE<0>	19 37
AGPCBE_1	AT23	AGP_CBE<1>	19 37
AGPCBE_2	AN24	AGP_CBE<2>	19 37
AGPCBE_3	AL25	AGP_CBE<3>	19 37
AGPPAR	AT29	AGP_PAR	19 37
AGPFRAME	AM28	AGP_FRAME_L	12 19 37
AGPTRDY	AR29	AGP_TRDY_L	12 19 37
AGPIRDY	AT28	AGP_IRDY_L	12 19 37
AGPSTOP	AM28	AGP_STOP_L	12 19 37
AGPDEVSEL	AM27	AGP_DEVSEL_L	12 19 37
AGP_SBA0	AT32	AGP_SBA<0>	19 37
AGP_SBA1	AR32	AGP_SBA<1>	19 37
AGP_SBA2	AM31	AGP_SBA<2>	19 37
AGP_SBA3	AN31	AGP_SBA<3>	19 37
AGP_SBA4	AR31	AGP_SBA<4>	19 37
AGP_SBA5	AT31	AGP_SBA<5>	19 37
AGP_SBA6	AM30	AGP_SBA<6>	19 37
AGP_SBA7	AN30	AGP_SBA<7>	19 37
AGP_SB_STB_P	AN25	AGP_SB_STB	12 19 37
AGP_SB_STB_N	AG25	AGP_SB_STB_L	12 19 37
AGP_ST0	AN29	AGP_ST<0>	19
AGP_ST1	AT30	AGP_ST<1>	19
AGP_ST2	AR30	AGP_ST<2>	19
AGP_AD_STB0_P	AK20	AGP_AD_STB<0>	12 19 37
AGP_AD_STB0_N	AK19	AGP_AD_STB_L<0>	12 19 37
AGP_AD_STB1_P	AK21	AGP_AD_STB<1>	12 19 37
AGP_AD_STB1_N	AK22	AGP_AD_STB_L<1>	12 19 37
AGPPIBE	AT29	AGP_PIPE_L	12
AGPRBF	AK24	AGP_RBF_L	12 19 37


PCI PULL-UPS



NEC USB2 REQ REMAINS ON +3V_MAIN BECAUSE THIS CHIP IS POWERED DURING SLEEP

AGP I/O REFERENCE


(PLACE CLOSE TO INTREPID AGP BALLS)



SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS

PLACE CLOSE TO INTREPID SIDE




INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 401243	AA
SHT		12 OF 44	



ENET_TXD SERIES TERMINATION



BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - LOWER	N/A	N/A	N/A
A1-RD	J25 - PG 11			
A2-WR	RAM - UPPER	N/A	N/A	N/A
A3-RD	J25 - PG 11			
AC-WR			DASH MODEM	N/A
AD-WR			J14 - PG 25	
AE-WR	BOOTBANG EEPROM	N/A	N/A	N/A
AF-RD	U51 - PG 6			
84-WR	LMU	N/A	N/A	N/A
85-RD	J3000 - PG 23 (LMU on RUX Brd.)			
5C-WR		FAN CONTROLLER	N/A	N/A
5D-RD		U52 - PG 25		
6A-WR			SNAPPER SOUND	N/A
6B-RD			J2 - PG 25	
D2-WR		CLOCK SLEW SSCG	N/A	N/A
D3-RD		U30 - PG 14		

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEL_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSELS (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. DRAWING NUMBER: D 401243 AA SCALE: NONE SHEET: 13 OF 44

USB PORT ASSIGNMENTS


PORT A - PORT D/UNUSED



PORT E/BLUETOOTH



PORT F/MODEM



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401243	AA
SCALE	SHT	14 OF 44
NONE		





APPLE COMPUTER INC.

HWPLL_	SIGNAL NAME
TESTMUXSEL	MOD_BITCLK_B_H
5	MOD_CLKOUT_B_H
4	MOD_DTO_B_H
3	MOD_SYNC_B_H
2	MOD_DTI_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19790004	19790035		Y2	Alt. for Sward Part

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG






Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE		SHT	REV.
NONE		15	44



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038		Y1	Alt. for Siward Part

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHT	OF	
NONE	17	44	



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	NONE	SHT	OF
		18	44



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

M10 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401243	AA
SCALE	SHT	
NONE	21	44

EXTERNAL VIDEO (DVI) INTERFACE



D

C

B

A

D

C

B

A


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11681331	2	DISCRETE, RES, 330HM, 0402	L36, L38		VGA_BUFFER_RES

VIDEO CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE	SHT	22 44	


LMU/RIGHT SENSOR CONNECTOR




LEFT LIGHT SENSOR CONNECTOR




DEBUG HELPERS





SLEEP LED



TOP CONTACT ZIF KEYBOARD CONN



TRACKPAD/PWR BTN CONN



KEYBOARD PULLUPS

KEYBOARD/TPAD/SLEEP LED



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE		SHT	OF
NONE		23	44


WIRELESS INTERFACE

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION
PLACE TERMINATORS NEAR INTREPID





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J12	CRITICAL	?
516S0152	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 50P, GOLD	J13	CRITICAL	?

INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 401243	AA
		SHT	24 OF 44


IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

LEFT I/O & AUDIO BOARD (LIO)




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516S0154	1	CONN, PLUG, 0.5MM PITCH, 1.5MM STACK, 40P, GOLD	J3	CRITICAL	?


PLACE CLOSE TO CPU MAIN1




PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY MAIN2




PLACE UNDERNEATH UPPER RAM ALTERNATE1




PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




USB MODEM/SOFT MODEM




MODEM I2C ADDR ASSIGNED VIA FLEX CABLE

RIGHT USB BOARD




SERIAL DEBUG INTERFACE




FAN INTERFACE


FAN CONTROLLER



CPU FAN



GPU FAN



FAN/MODEM/SOUND/BACKUP BATT.

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHT	OF	
NONE	25	44	

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all R445 pairs

Sandwich each RJ54 pair between chassis grounds



MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

DRAWING NUMBER: D 401243

SCALE: NONE

SHEET: 26 OF 44

REV. AA



DSx Strap Options
 0 = Bilingual port
 1 = A-only port

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SCALE	DRAWING NUMBER	REV.
NONE	D 401243	AA
SHEET	27	44



APPLE COMPUTER INC.

CAPACITOR IN CONJUNCTION WITH INTERNAL PULLUP PROVIDES RESET PULSE WHEN PHY FIRST RECEIVES POWER

PORT POWER SWITCH



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE		SHT	OF
NONE		28	44



UNDERVOLTAGE RESET CIRCUIT

PMU KEYBOARD RESET CIRCUIT

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0604	197S0041		Y4	Alt. for Sward Part

ADAPTER IDs			
ADAPTER	ID RANGE	PIN VOLTAGE	
Q11 (65W)	1.65-2.31V	2.007-2.066V	
A29 (45W)	2.31-2.97V	2.558-2.661V	
AIRLINE	0.33-0.99V	0.589-0.663V	

PMU

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE	SHEET	REV.
NONE	29	44


DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL
J27
87438-0433
M-RT-SM




DC INRUSH LIMITER




GREATER THAN 13.1V DETECT


BACKFEED PROTECTION



+PBUS CURRENT LIMIT




BATTERY SWITCH-OVER CIRCUIT




WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU


SWITCHER VOLTAGE CONTROL




SWITCHER CURRENT CONTROL



BATTERY CONNECTOR



BATTERY CHARGER



BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{62}) * (V_{ICTL} / V_{REFIN})$$

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHT	30 44	
NONE			



12.8V PBUS SUPPLY

PBUS HOLD-UP CAPS

PMU SUPPLY

BACKUP BATTERY

12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401243	AA
SCALE		SHT	
NONE		31	44

1.5V/2.5V SWITCHER

+1.5V_SLEEP LOADS

- 1) AGP I/O - IF USING D3COLD
- 2) MAXBUS I/O - IF 1.5V INTERFACE

+1.5V_MAIN LOADS

- 1) INTREPID CORE

+2.5V_MAIN LOADS

- 1) MAP31 - FBCORE/FBIO IF USING D3HOT
- 2) GIGABIT ETHERNET - AVDDL
- 3) DDR SODIMMS - CORE/IO
- 4) DDR MUXES

M10 Power Shut down Sequencing

+2.5V_SLEEP LOADS

- 1) FBCORE/FBIO IF USING D3COLD

1.8V SWITCHER

+1.8V_MAIN LOADS

- 1) INTREPID PLLS

+1.8V_SLEEP LOADS

- 1) MPC7447 - MAXBUS I/O - IF 1.8V INTERFACE
- 2) CPU JTAG & MaxBus Pull-ups
- 3) CPU PLL Config Straps

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401243	AA
SCALE	SHT	34 44	
NONE			

		8	7	6	5	4	3	2	1
DIGITAL SIGNALS	GROUP 0	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
	GROUP 1	MEM_DATA<7..0>	L:S:1602:1700	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 2	MEM_DATA<15..8>	L:S:1344:1660	7	500	(200)			167 MHZ
	GROUP 3	MEM_DATA<23..16>	L:S:1435:1500	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 4	MEM_DATA<31..24>	L:S:1700:2165	7	500	(200)			167 MHZ
	GROUP 5	MEM_DATA<47..40>	L:S:1719:1893	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 6	MEM_DATA<55..48>	L:S:2101:2170	7	500	(200)			167 MHZ
	GROUP 7	MEM_DATA<63..56>	L:S:1903:2000	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 8	MEM_DATA<71..64>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 9	MEM_DATA<79..72>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 10	MEM_DATA<87..80>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 11	MEM_DATA<95..88>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 12	MEM_DATA<103..96>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 13	MEM_DATA<111..104>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 14	MEM_DATA<119..112>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 15	MEM_DATA<127..120>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 16	MEM_DATA<135..128>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 17	MEM_DATA<143..136>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 18	MEM_DATA<151..144>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 19	MEM_DATA<159..152>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 20	MEM_DATA<167..160>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 21	MEM_DATA<175..168>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 22	MEM_DATA<183..176>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 23	MEM_DATA<191..184>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 24	MEM_DATA<199..192>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 25	MEM_DATA<207..200>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 26	MEM_DATA<215..208>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 27	MEM_DATA<223..216>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 28	MEM_DATA<231..224>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 29	MEM_DATA<239..232>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 30	MEM_DATA<247..240>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 31	MEM_DATA<255..248>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 32	MEM_DATA<263..256>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 33	MEM_DATA<271..264>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 34	MEM_DATA<279..272>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 35	MEM_DATA<287..280>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 36	MEM_DATA<295..288>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 37	MEM_DATA<303..296>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 38	MEM_DATA<311..304>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 39	MEM_DATA<319..312>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 40	MEM_DATA<327..320>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 41	MEM_DATA<335..328>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 42	MEM_DATA<343..336>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 43	MEM_DATA<351..344>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 44	MEM_DATA<359..352>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 45	MEM_DATA<367..360>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 46	MEM_DATA<375..368>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 47	MEM_DATA<383..376>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 48	MEM_DATA<391..384>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 49	MEM_DATA<399..392>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 50	MEM_DATA<407..400>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 51	MEM_DATA<415..408>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 52	MEM_DATA<423..416>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 53	MEM_DATA<431..424>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 54	MEM_DATA<439..432>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 55	MEM_DATA<447..440>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 56	MEM_DATA<455..448>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 57	MEM_DATA<463..456>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 58	MEM_DATA<471..464>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 59	MEM_DATA<479..472>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 60	MEM_DATA<487..480>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 61	MEM_DATA<495..488>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 62	MEM_DATA<503..496>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 63	MEM_DATA<511..504>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 64	MEM_DATA<519..512>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 65	MEM_DATA<527..520>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 66	MEM_DATA<535..528>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 67	MEM_DATA<543..536>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 68	MEM_DATA<551..544>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 69	MEM_DATA<559..552>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 70	MEM_DATA<567..560>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 71	MEM_DATA<575..568>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 72	MEM_DATA<583..576>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 73	MEM_DATA<591..584>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 74	MEM_DATA<599..592>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 75	MEM_DATA<607..600>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 76	MEM_DATA<615..608>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 77	MEM_DATA<623..616>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 78	MEM_DATA<631..624>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 79	MEM_DATA<639..632>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 80	MEM_DATA<647..640>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 81	MEM_DATA<655..648>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 82	MEM_DATA<663..656>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 83	MEM_DATA<671..664>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 84	MEM_DATA<679..672>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 85	MEM_DATA<687..680>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 86	MEM_DATA<695..688>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 87	MEM_DATA<703..696>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 88	MEM_DATA<711..704>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 89	MEM_DATA<719..712>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 90	MEM_DATA<727..720>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 91	MEM_DATA<735..728>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 92	MEM_DATA<743..736>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 93	MEM_DATA<751..744>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 94	MEM_DATA<759..752>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 95	MEM_DATA<767..760>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 96	MEM_DATA<775..768>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 97	MEM_DATA<783..776>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 98	MEM_DATA<791..784>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 99	MEM_DATA<799..792>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 100	MEM_DATA<807..800>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 101	MEM_DATA<815..808>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 102	MEM_DATA<823..816>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 103	MEM_DATA<831..824>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 104	MEM_DATA<839..832>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 105	MEM_DATA<847..840>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 106	MEM_DATA<855..848>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 107	MEM_DATA<863..856>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 108	MEM_DATA<871..864>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 109	MEM_DATA<879..872>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 110	MEM_DATA<887..880>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 111	MEM_DATA<895..888>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 112	MEM_DATA<903..896>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 113	MEM_DATA<911..904>	L:S:1611:1696	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 114	MEM_DATA<919..912>	L:S:1809:1887	7	500	(200)			167 MHZ
	GROUP 115	MEM_DATA<927..920>	L:S:1500	4	500	(200)			83 MHZ
DIGITAL SIGNALS	GROUP 116	MEM_DATA<935..928>	L:S:1611:1696	7	500	(200)			167 MHZ
	GROUP 117	MEM_DATA<943..936>	L:S:1809:1887	7	500	(200)			167 MHZ
DIGITAL SIGNALS	GROUP 118	MEM_DATA<951..944>	L:S:1500	4	500	(200)			83 MHZ
	GROUP 119	MEM_DATA<959..952>	L:S:1611:1696	7	500	(200)			

8

7

6

5

4

3

2

1

DIGITAL SIGNALS

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM
MAXBUS	CPU_BACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ
MAXBUS	CPU_ARTRY_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_BG_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_BR_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_CI_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ
MAXBUS	CPU_DATA<32..63>	L:S:1100:2700	8		(250)			
MAXBUS	CPU_DBG_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_DTI<0..2>	L:S:1500:2950	7		(250)			
MAXBUS	CPU_DRDY_L	L:S:1500 MTL:3200 MTL 7	7		(250)			
MAXBUS	CPU_GBL_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_HIT_L	L:S:1500 MTL:2800 MTL 7	7		(250)			
MAXBUS	CPU_OACK_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_QREQ_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_TA_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_TBST_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_TEA_L	L:S:1500 MTL:3000 MTL 7	7		(250)			
MAXBUS	CPU_TS_L	L:S:1500 MTL:2700 MTL 7	7		(250)			
MAXBUS	CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			
MAXBUS	CPU_TT<0..4>	L:S:1500:3400	7		(250)			
MAXBUS	CPU_WT_L	L:S:1500 MTL:3100 MTL 7	7		(250)			

PRIORITY: 4
 PRIMARY LAYERS: 9
 SECONDARY LAYERS: 4,7
 GOAL: MINIMIZE TH VIAS

STUB_LENGTH OF 250 MILS NEEDED WHEN DESIGN SWITCHED TO 14.2

Temporary Area for TMDS/DVO signal constraints

ALL TMDS GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND HAVE SAME WIDTH SPACING RULE AS OTHER TMDS SIGNALS

GPU_TMDS_CLKN	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20
GPU_TMDS_CLKP	GPU_CLKTMDS	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	5	19 20
GPU_TMDS_DN<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<0>	GPU_TMDS_D0	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DN<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<1>	GPU_TMDS_D1	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DN<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20
GPU_TMDS_DP<2>	GPU_TMDS_D2	GPUTMDS:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	8	19 20

SI_TMDS_CLKN	SI_CLKTMDS	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	5	19
SI_TMDS_CLKP	SI_CLKTMDS	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	5	19
SI_TMDS_DN<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<0>	SI_TMDS_D0	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DN<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<1>	SI_TMDS_D1	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DN<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19
SI_TMDS_DP<2>	SI_TMDS_D2	SITMDS:G:L:S:0 MTL:50 MTL		100 OHM SPACING	8	19

ALL THE DVOD GROUP SIGNALS ROUTE AT LAYER 4 OR 7 AND ROUTE AS STANDARD 50OHM SIGNALS AT 4 MILS

ATI_DVOD<11..0>	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610			19 20
ATI_DVOD_DE	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_HSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_VSYNC	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000			19 20
ATI_DVO_CLKP	ATTIDVOD:G:L:S:0 MTL:50 MTL	6	610.0000	165.0 MHz:::		19 20

GPU_DVOD<11..0>	GPUDVOD:G:L:S:0 MTL:50 MTL	6	700			19
GPU_DVOD_DE	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_HSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_VSYNC	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000			19
GPU_DVO_CLKP	GPUDVOD:G:L:S:0 MTL:50 MTL	6	500.0000	165.0 MHz:::		19

TMDS_CONN_CLKN	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 23
TMDS_CONN_CLKP	CLKCONN_TMDS	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22 23
TMDS_CONN_DN<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<0>	CONN_TMDS_D0	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DN<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<1>	CONN_TMDS_D1	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DN<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22
TMDS_CONN_DP<2>	CONN_TMDS_D2	TMDS_CONN:G:L:S:0 MTL:50 MTL	500.0000	100 OHM SPACING	4	22

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 401243	AA
	SHT	36	44

Digital Signals (cont'd)


Differential Signals

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	
AGP	AGP AD<15..0>	L:S:1050:1450	7				56 MHz	12 19
	AGP CBE<1..0>	L:S:1050:1450	7				56 MHz	12 19
	AGP AD_STB<0>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<1>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<2>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<3>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<4>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<5>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<6>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
	AGP AD_STB<7>	L:S:1050 MTL:1450	MTE	(250)	8 MIL SPACING		133.0 MHz	12 19
AGP SIDEBAND	AGP SBA<7..0>	L:S:1050:1450	7				56 MHz	12 19
	AGP SB_STB	L:S:1050 MTL:1450	MTE	(350)	8 MIL SPACING		56.00 MHz	12 19
	AGP SB_STB_L	L:S:1050 MTL:1450	MTE	(350)	8 MIL SPACING		56.00 MHz	12 19
	AGP FRAME_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP TRDY_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP TRDY_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP DEVSEL_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP STOP_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP PAR	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP REQ_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
AGP CONTROL	AGP GNT_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	AGP RBF_L	L:S:1250 MTL:1950	MTE				56.00 MHz	12 19
	PCI AD<31..0>	L:S:6000:12500			MIN DAISY CHAIN		33 MHz	9 12 17 18 24 39
	PCI CBE<3..0>	L:S:6000:12500			MIN DAISY CHAIN		33 MHz	12 17 18 24 39
	PCI FRAME_L	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
	PCI TRDY_L	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
	PCI TRDY_L	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
	PCI DEVSEL_L	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
	PCI STOP_L	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
	PCI PAR	L:S:6000 MTL:12500	MTL		MIN DAISY CHAIN		33.00 MHz	12 17 18 24 39
ULTRA ATA-100	UIDE DATA<15..8>	L:S:1:710	(200)				100 MHz	13 24
	UIDE DATA<7>	H:S:1:REP19.3:600	MTL	(200)			100 MHz	13 24
	UIDE DATA<6..0>	L:S:1:600	(200)				100 MHz	13 24
	UIDE ADDR<2..0>	L:S:1:650	(200)		NEED TO MATCH DELAY TO 250		100 MHz	13 24
	UIDE RST_L	L:S:1:400	MTL	(200)			100.0 MHz	13 24
	UIDE DIOW_L	L:S:1:400	MTL	(200)			100.0 MHz	13 24
	UIDE DIOR_L	L:S:1:600	MTL	(200)			100.0 MHz	13 24
	UIDE DMACK_L	L:S:1:400	MTL	(200)			100.0 MHz	13 24
	UIDE CS0_L	L:S:1:500	MTL	(200)			100.0 MHz	13 24
	UIDE CS1_L	L:S:1:500	MTL	(200)			100.0 MHz	13 24
EIDE INTREPID	UIDE DMARQ	L:S:1:400	MTL	(200)			100.0 MHz	13 24
	UIDE IOCHRDY	L:S:1:600	MTL	(200)			100.0 MHz	13 24
	UIDE INTRO	L:S:1:400	MTL	(200)			100.0 MHz	13 24
	HD DATA<15..0>	L:S:5000:6500	7	(200)			100 MHz	24
	HD ADDR<2..0>	L:S:5000:6500	7	(200)			100 MHz	24
	HD RESET_L	L:S:4000 MTL:6000	MTL	(200)	TOTAL UIDE+HD SKEW <500MIL		100.0 MHz	24
	HD DIOW_L	L:S:3000 MTL:5200	MTL	(200)			100.0 MHz	24
	HD DIOR_L	L:S:6100 MTL:6150	MTL	(200)			100.0 MHz	24
	HD DMACK_L	L:S:4500 MTL:6000	MTL	(200)			100.0 MHz	24
	HD CS0_L	L:S:3000 MTL:6000	MTL	(200)			100.0 MHz	24
EIDE OPTICAL	HD CS1_L	L:S:3000 MTL:6000	MTL	(200)			100.0 MHz	24
	HD DMARQ	L:S:4500 MTL:6000	MTL	(200)			100.0 MHz	24
	HD IOCHRDY	L:S:6200 MTL:6300	MTL	(200)			100.0 MHz	24
	HD INTRO	L:S:3000 MTL:5000	MTL	(200)			100.0 MHz	24
	EIDE DATA<15..0>	L:S:1:850	(200)				33 MHz	13 24
	EIDE ADDR<2..0>	L:S:1:850	(200)				33 MHz	13 24
	EIDE CS0_L	L:S:1:850	MTL	(200)			33.00 MHz	13 24
	EIDE CS1_L	L:S:1:850	MTL	(200)			33.00 MHz	13 24
	EIDE RD_L	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE WR_L	L:S:1:500	MTL	(200)			33.00 MHz	13 24
ETHERNET MII	EIDE IOCHRDY	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE INT	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE RST_L	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE DMACK_L	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE DMARQ	L:S:1:500	MTL	(200)			33.00 MHz	13 24
	EIDE OPTICAL DATA<15..0>	L:S:4000:6000					33 MHz	24 39
	EIDE OPTICAL ADDR<2..0>	L:S:4000:6000					33 MHz	24 39
	EIDE OPTICAL CS0_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL CS1_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL READ_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
ETHERNET MII	EIDE OPTICAL WR_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL IOCHRDY	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL INT	L:S:5000 MTL:7000	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL RST_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL DMACK_L	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	EIDE OPTICAL DMARQ	L:S:4500 MTL:6500	MTL	(200)			33.00 MHz	24 39
	ENET LINK RXD<7..0>	L:S:8000:9000	7	(400)				13 26
	ENET RX_DV	L:S:8000 MTL:9000	MTL					13 26
	ENET RX_ER	L:S:8000 MTL:9000	MTL					13 26
	ENET PHY TXD<7..0>	L:S:8000:9000	7	(400)				13 26
ENET LINK TXD<7..0>	L:S:1:600						13	
ETHERNET MII	ENET PHY_TX_ER	L:S:8000 MTL:9000	MTL					13 26
	ENET LINK_TX_ER	L:S:1:400	MTL					13
	ENET PHY_TX_EN	L:S:8000 MTL:9000	MTL					13 26
	ENET LINK_TX_EN	L:S:1:400	MTL					13
	ENET MDIO	L:S:8000 MTL:9000	MTL					13 26
	ENET MDC	L:S:8000 MTL:9000	MTL					13 26
	ENET COL	L:S:8000 MTL:9000	MTL					13 26
	ENET CRS	L:S:8000 MTL:9000	MTL					13 26
	FW LINK DATA<7..0>	L:S:1:700	(400)					13 27
	FW PHY DATA<7..0>	L:S:1:700	(400)					13 27
ETHERNET MII	FW LINK CNTL<1..0>	L:S:9000:10000						13 27
	FW PHY CNTL<1..0>	L:S:1:100						13 27
	FW LINK LRQ	L:S:1:100						13
	FW PHY LRQ	L:S:8500 MTL:9500	MTL					13 27
	FW PINT	L:S:8500 MTL:9500	MTL					13 27

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	RELATIVE_PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS	
FIREWIRE Zo = 110	FW TP10N	FW_TP10	FW_TP10:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		27 38 39
	FW TP10P	FW_TP10	FW_TP10:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		27 38 39
	FW TP00N	FW_TP00	FW_TP00:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		27 38 39
	FW TP00P	FW_TP00	FW_TP00:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		27 38 39
	FW TPB10N	FW_TP10	FW_TP10:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		28
	FW TPB10P	FW_TP10	FW_TP10:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		28
	FW TPA00N	FW_TPA00	FW_TPA00:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		28
	FW TPA00P	FW_TPA00	FW_TPA00:G:L:S:0 MTL:5 MTL	500.0000	110 OHM SPACING		28
	FW TPA1N	FW_TPA1	FW_TPA1:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
	FW TPA1P	FW_TPA1	FW_TPA1:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
ETHERNET Zo = 100	FW TPB1N	FW_TP10	FW_TP10:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
	FW TPB1P	FW_TP10	FW_TP10:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
	FW TP11N	FW_TP11	FW_TP11:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
	FW TP11P	FW_TP11	FW_TP11:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		27 28
	FW TP01N	FW_TP01	FW_TP01:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		28 39
	FW TP01P	FW_TP01	FW_TP01:G:L:S:0 MTL:4	500.0000	110 OHM SPACING		28 39
	MDI P<0>	ENET MD10	ENET MD10:G:H:U:43.29:J23.1:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<0>	ENET MD10	ENET MD10:G:H:U:43.31:J23.2:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<1>	ENET MD11	ENET MD11:G:H:U:43.33:J23.3:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<1>	ENET MD11	ENET MD11:G:H:U:43.34:J23.4:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
LVDS Zo = 100 LOWER	MDI P<2>	ENET MD12	ENET MD12:G:H:U:43.39:J23.7:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<2>	ENET MD12	ENET MD12:G:H:U:43.41:J23.8:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<3>	ENET MD13	ENET MD13:G:H:U:43.42:J23.9:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	MDI P<3>	ENET MD13	ENET MD13:G:H:U:43.43:J23.10:0 MTL:100 MTL		ENET 10 MIL SPACING		26 39
	CLKLVDS_LN	CLKLVDS_L	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	CLKLVDS_LP	CLKLVDS_L	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	LVDS_L0N	LVDS_L0	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	LVDS_L0P	LVDS_L0	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	LVDS_L1N	LVDS_L1	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	LVDS_L1P	LVDS_L1	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
UPPER	LVDS_L2N	LVDS_L2	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	LVDS_L2P	LVDS_L2	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22 39
	CLKLVDS_UN	CLKLVDS_U	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	CLKLVDS_UP	CLKLVDS_U	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U0N	LVDS_U0	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U0P	LVDS_U0	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U1N	LVDS_U1	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U1P	LVDS_U1	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U2N	LVDS_U2	LVDS:G:L:S:0 MTL:110 MTL	500.0000	100 OHM SPACING	4	20 22
	LVDS_U2P	LVDS_U2	LVDS:G:L:S:0 MTL:110 MTL	500.0000	1		

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_IH	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
PMU	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
VIDEO	+14V_INV	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
AUDIO	+5V_MAIN_AUD	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN_AUD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	AUD_GND	VOLTAGE=0V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
FAN	+FAN_PWR	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FAN2_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	



GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
INTREPID	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
PLLs	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	AIRPORT	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
		+3V_AIRPORT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CARDBUS	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
ATI M10	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_GPU_PLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	GPU_MEM_I0	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_I0_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_GPU_VDDI5	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_VDDI5	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+2.5V_GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+GPU_VDDI5_UF	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK1	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_SLEEP_NECK	VOLTAGE=3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_AGP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_PVDD_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VCORE_NECK	VOLTAGE=1.2V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+GPU_VDDI5_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK2	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_ATI_TPDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.8V_GPU_TP_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
ETHERNET 88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	LM2594_IN	VOLTAGE=33V	MIN_LINE_WIDTH=40	MIN_NECK_WIDTH=12	
	+FW_PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_AMP_SENSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VD0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VDD_ON	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_VSW	VOLTAGE=14V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS_JUMPER	VOLTAGE=14V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN_JUMPER	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN_JUMPER	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
LTC3707 5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_LX_F	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_LX_F	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	MAX1715_TON	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_SRP	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
	VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
	VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_GNDA	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	GPU_VCORE_SW_F			

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
 FUNC_TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
 LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
 FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	929 JTAG ASIC TMS	TRUE		13 26
	930 JTAG ASIC TDI	TRUE		13
	931 JTAG ASIC TDO TP	TRUE		26
	932 JTAG ASIC TCK	TRUE		13 26
	933 JTAG ASIC TRST L	TRUE		13 26
	934 CPU CHKSTP_OUT L	TRUE		5
	935 CPU SRESET L	TRUE		5
	936 CPU HRESET L	TRUE		5 4 7
	937 JTAG CPU TMS	TRUE		5 4 7
	938 JTAG CPU TDI	TRUE		5 4
	939 JTAG CPU TDO TP	TRUE		5
	940 JTAG CPU TCK	TRUE		5 4
	941 JTAG CPU TRST L	TRUE		5 4
	942 INT JTAG TR1	TRUE		13
	943 INT TST MONIN_PD	TRUE		13
	944 INT TST MONOUT_TP	TRUE		13
	945 INT TST PHLEN_PD	TRUE		13
	946 INT I2C_CLK0	TRUE		6 11 13 23
	947 INT I2C_DATA0	TRUE		6 11 13 23
	948 INT I2C_CLK1	TRUE		13 14 25
949 INT I2C_DATA1	TRUE		13 14 25	
PWR/GND	950 +PBUS	TRUE		38
	951 +24V_PBUS	TRUE		38
	952 GPU_VCORE	TRUE		19 20 38
	953 1778_VFB	TRUE		20 38
	954 CPU_VCORE_SLEEP	TRUE		5 33 38
	955 VCORE_FB	TRUE		5 33 38
	956 +1.8V_MAIN	TRUE		38
	957 +2.5V_MAIN	TRUE		38
	958 +5V_MAIN	TRUE	2	38 39
	959 +5V_SLEEP	TRUE	2	38 39
960 +3V_MAIN	TRUE	4	23 38	
CARDBUS	961 +3V_PMU	TRUE		38
	962 CBUS_DET_1_L	TRUE		2000
	963 CBUS_DET_2_L	TRUE		2000
	964 TMD5_DN<0..2>	TRUE		1000
	965 TMD5_DP<0..2>	TRUE		1000
	966 TMD5_CONN_CLKN	TRUE		1000
	967 TMD5_CONN_CLKP	TRUE		1000
	968 VGA_R	TRUE		1000
	969 VGA_G	TRUE		1000
	970 VGA_B	TRUE		1000
DVI	971 VGA_HSYNC	TRUE		1000
	972 VGA_VSYNC	TRUE		1000
	973 DVI_DDC_CLK_UP	TRUE		1000
	974 DVI_DDC_DATA_UP	TRUE		1000
	975 DVI_HPD_UP	TRUE		1000
	976 +5V_DDC_SLEEP	TRUE		2000
	977 +5V_DDC_SLEEP	TRUE	2	2000
	978 +5V_DDC_SLEEP	TRUE	6	2000
	979 +5V_DDC_SLEEP	TRUE		2000
	980 +5V_DDC_SLEEP	TRUE		2000
LVDS	981 LVDS_L0N	TRUE		1000
	982 LVDS_L0P	TRUE		1000
	983 LVDS_L1N	TRUE		1000
	984 LVDS_L1P	TRUE		1000
	985 LVDS_L2N	TRUE		1000
	986 LVDS_L2P	TRUE		1000
	987 CLKLVDS_LN	TRUE		1000
	988 CLKLVDS_LP	TRUE		1000
	989 LVDS_DDC_CLK	TRUE		1000
	990 LVDS_DDC_DATA	TRUE		1000
INVERTER	991 +3V_LCD	TRUE	2	2000
	992 +3V_SLEEP	TRUE	2	2000
	993 +3V_SLEEP	TRUE	6	2000
	994 +14V_INV	TRUE		2000
	995 +5V_INV_SW	TRUE		2000
	996 BRIGHT_PWM	TRUE		2000
	997 INV_GND	TRUE		2000
	998 TV_C	TRUE		2000
	999 TV_Y	TRUE		2000
	1000 TV_COMP	TRUE		2000
S-VIDEO	1001 TV_GND1	TRUE		2000
	1002 TV_GND2	TRUE		2000
	1003 INT_I2S0_SND_TO_DAC	TRUE		1000
	1004 INT_I2S0_SND_LRCLK	TRUE		1000
	1005 INT_I2S0_SND_MCLK	TRUE		1000
	1006 INT_I2S0_SND_SCLK	TRUE		1000
	1007 INT_I2S0_SND_FROM_ADC	TRUE		1000
	1008 SND_HP_MUTE_L	TRUE		1000
	1009 SND_HP_MUTE	TRUE		1000
	1010 SND_HP_RESET_L	TRUE		1000
LIO	1011 SND_HP_SENSE_L	TRUE		1000
	1012 SND_LIN_SENSE_L	TRUE		1000
	1013 INT_I2C_CLK2	TRUE		1000
	1014 INT_I2C_DATA2	TRUE		1000
	1015 ADAPTER_DET	TRUE		1000
	1016 CHARGE_LED_L	TRUE		1000
	1017 NEC_LUSB_OCI_UF	TRUE		1000
	1018 NEC_LUSB_PPON	TRUE		1000
	1019 +5V_MAIN	TRUE	2	2000
	1020 +5V_SLEEP	TRUE	2	2000
1021 +3V_SLEEP	TRUE		2000	

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
USB	1022 NEC_USB_DAM	TRUE		17 25 37
	1023 NEC_USB_DAP	TRUE		17 25 37
	1024 NEC_USB_DBM	TRUE		17 25 37
	1025 NEC_USB_DBP	TRUE		17 25 37
	1026 BT_USB_DM	TRUE		14 25 37
	1027 BT_USB_DP	TRUE		14 25 37
	1028 MODEM_USB_DM	TRUE		14 25 37
	1029 MODEM_USB_DP	TRUE		14 25 37
	1030 NEC_RUSB_PPON	TRUE		17 25
	1031 NEC_RUSB_OCI_UF	TRUE		17 25
RT. USB WIRELESS	1032 PCI_AD<0..31>	TRUE		1000
	1033 PCI_FRAME_L	TRUE		1000
	1034 PCI_TRDY_L	TRUE		1000
	1035 PCI_IRDY_L	TRUE		1000
	1036 PCI_DEVSEL_L	TRUE		1000
	1037 PCI_STOP_L	TRUE		1000
	1038 PCI_PAR	TRUE		1000
	1039 AIRPORT_PCI_REG_L	TRUE		1000
	1040 AIRPORT_PCI_GNT_L	TRUE		1000
	1041 AIRPORT_PCI_INT_L	TRUE		1000
OPTICAL	1042 MAIN_RESET_L	TRUE		1000
	1043 CLK33M_AIRPORT	TRUE		1000
	1044 PMU_PME_L	TRUE		1000
	1045 ROM_ONBOARD_CS_L	TRUE		1000
	1046 ROM_OE_L	TRUE		1000
	1047 ROM_CS_L	TRUE		1000
	1048 ROM_RW_L	TRUE		1000
	1049 RF_DISABLE_L	TRUE		1000
	1050 AIRPORT_CLKRUN_L	TRUE		1000
	1051 +3V_AIRPORT	TRUE	4	2000
TRACKPAD	1052 SIDE_OPTICAL_DATA<0..15>	TRUE		2000
	1053 SIDE_OPTICAL_DMA_R0	TRUE		2000
	1054 SIDE_OPTICAL_READ_L	TRUE		2000
	1055 SIDE_OPTICAL_DMAACK_L	TRUE		2000
	1056 SIDE_OPTICAL_ADDR<0..2>	TRUE		2000
	1057 SIDE_OPTICAL_CS0_L	TRUE		2000
	1058 SIDE_OPTICAL_CS1_L	TRUE		2000
	1059 SIDE_OPTICAL_RST_L	TRUE		2000
	1060 SIDE_OPTICAL_WR_L	TRUE		2000
	1061 SIDE_OPTICAL_I0CHRDY	TRUE		2000
MODEM/SERIAL	1062 +5V_TPAD_SLEEP	TRUE		3000
	1063 TPAD_F_TXD	TRUE		3000
	1064 TPAD_F_RXD	TRUE		3000
	1065 LID_CLOSED_L	TRUE		3000
	1066 +3V_HALL_EFFECT	TRUE		3000
	1067 SOFT_PWR_ON_L	TRUE		3000
	1068 COMM_RESET_L	TRUE		4000
	1069 COMM_SHUTDOWN	TRUE		4000
	1070 COMM_RING_DET_L	TRUE		4000
	1071 COMM_TXD_L	TRUE		4000
KEYBOARD	1072 COMM_TXRX	TRUE		4000
	1073 COMM_GPIO_L	TRUE		4000
	1074 COMM_DTR_L	TRUE		4000
	1075 COMM_RTS_L	TRUE		4000
	1076 COMM_RXD	TRUE		4000
	1077 KBD_ID	TRUE		3000
	1078 KBD_INTL	TRUE		3000
	1079 KBD_JIS	TRUE		3000
	1080 KBD_CAPSLOCK_LED	TRUE		3000
	1081 KBD_NUMLOCK_LED	TRUE		3000
BATTERY	1082 KBD_FUNCTION_L	TRUE		3000
	1083 KBD_COMMAND_L	TRUE		3000
	1084 KBD_OPTION_L	TRUE		3000
	1085 KBD_CONTROL_L	TRUE		3000
	1086 KBD_SHIFT_L	TRUE		3000
	1087 KBD_X<0..9>	TRUE		3000
	1088 KBD_Y<0..7>	TRUE		3000
	1089 +BATT_POS	TRUE		1000
	1090 BATT_NEG	TRUE		1000
	1091 BATT_CLK	TRUE		1000
FANS	1092 BATT_DATA	TRUE		1000
	1093 PMU_BATT_DET_L	TRUE		1000
	1094 +FAN_PWR	TRUE		3000
	1095 FAN1_TACH	TRUE		3000
	1096 FAN2_TACH	TRUE		3000
	1097 FAN1_GND	TRUE		3000
	1098 FAN2_GND	TRUE		3000
	1099 MDI_P<0..3>	TRUE		1000
	1100 MDI_M<0..3>	TRUE		1000
	ETHERNET	1101 FW_TPOGP	TRUE	
1102 FW_TPOGN		TRUE		1000
1103 FW_TPOOR		TRUE		1000
1104 FW_TPIOP		TRUE		1000
1105 FW_TPION		TRUE		1000
1106 +FW_VP0		TRUE		1000
1107 FW_VGND		TRUE		1000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	1108 FW_TPOIP	TRUE		1000
	1109 FW_TPOIN	TRUE		1000
	1110 FW_TPIAP	TRUE		1000
	1111 FW_TPIAN	TRUE		1000
	1112 +FW_VP1	TRUE		1000
1113 FW_VGND	TRUE		1000	
DC PWR IN	1114 +ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
	1115 ST7_SLEEP_LED_H	TRUE		23
LMU/ALS	1116 PMU_SLEEP_LED	TRUE		23
	1117 PMU_LID_CLOSED_L	TRUE		23 29
	1118 LMU_DETECT	TRUE		23
MISC.	1119 SLEEP_LED	TRUE	6 (100 MIL PROBE PREFERRED)	23
	1120 PMU_KB_RESET_L	TRUE		29
	1121 SLEEP	TRUE		23 25 29 32 34
	1122 PMU_CPU_HRESET_L	TRUE		6 29
	1123 BB_RESET_L	TRUE		6
	1124 +3V_PMU_RESET	TRUE		29 33

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 401243 REV. AA
 SCALE: NONE SHIT 39 OF 44

REVISION HISTORY

Proto Release

- 7/22/02 - Initial acquisition of schematic (from 051-6278 Rev 01)
Added P59 80-DIMM connector as placeholder (p.12)
Added P59 LVDS connector as placeholder (p.22)
Changed J9 to 10 pin Elco connector for modem (p.25)
Changed PBUS holdup caps to P59 electrolytic cans (p.30)
- 7/23/02 - Removed L3 (p.8)
Replaced processor with 360 pin Apollo (p.5,6)
- 7/24/02 - Added FETS between battery and PBUS rails for airline power (p.29)
- 8/10/02 - Added USB 2.0 (p.18)
- 8/20/02 - Removed spare pullup straps for Intrepid (p.9)
Removed USB overcurrent protection (to be placed on other boards) (p.18)
Changed right USB board connector to 16 pin Hirose connector (p.26)
Changed L19 board connector to 40 pin Hirose connector (p.26)
Added 6 bypass caps to MAXBUS_SLEEP and CPU_VCORE_SLEEP (p.5)
- 8/26/02 - Removed 32 bypass caps for +3V MAIN at Intrepid (p.16)
Removed 3 bypass caps for +2.5V MAIN at Intrepid (p.5)
Removed 3 bypass caps for +1.5V AGP at Intrepid (p.16)
Removed 8 bypass caps for +3V3V_MAIN at Intrepid (p.16)
- 8/27/02 - Changed main battery connector to BP24067-R1, which is close to final (p.29)
- 8/29/02 - Added dedicated Boot Banger circuit (p.6)
Added 5 bypass caps to each 80-DIMM connector (p.11)
Added quad voltage circuit for bus slewing architecture (p.32)
Changed to low profile 32.768KHz crystal for FMU (p.28)
Changed to Q11 adapter detection scheme (p.28)
- 9/03/02 - Corrected upper LVDS single pin nets (p.20)
Removed unintentional extra pulldown resistor at Intrepid (p.14)
- 9/17/02 - Numerous changes to stay in sync with P84 (all)
- 9/18/02 - Changed battery connector back to P84 part (p.29)
Added LMU circuitry to eliminate extra board (p.23)
Changed to P84 dual channel LVDS connector to reduce I2R cable losses (p.22)
- 9/19/02 - Removed unnecessary battery FETS (due to bus slewing architecture) (p.29)
Modified chassis gnds on some components (all)
Corrected battery connector [same as P84] (p.29)
Removed P93 support (p.25)
Removed second fuse from FW ports [single fuse provides adequate power] (p.27)
- 9/23/02 - Replaced BCM5421 with Marvell 88E1111 (p.26)
Increased MAX_VIA_COUNT by two on most nets with this constraint for uVia (p.34,35)
- 9/27/02 - Corrected cpu, memory bus constraints to match manhattan lengths (p.34)
Swapped pins on L33, L35 for layout (p.31)
Changed L6 to smaller form-factor crystal (p.26)
- 9/30/02 - Changed J19 (DC-in) to proper 4-pin connector (p.29)
Corrected holes and chassis gnds (p.4,all)
- 10/01/02 - Removed Intrepid 1.x specific circuitry (p.13)
10/03/02 - Numerous pin-swaps to accommodate board layout (all)
10/08/02 - Added page for functional test points (p.37)
10/09/02 - Changed 16 pin connectors (modem and right USB) to Foxconn parts (p.23)
10/10/02 - Changed NRC MC pins high per documentation (p.17)
Added 10K pullup to CG_ADDRESS and 10K pulldown to CG_FSEL on CY28512 (p.14)
Added SSC/NO_SSDG stuffing options for CY28512 circuit (p.14)
Removed CPU_VGATE pullup to 5V to eliminate potential 3V/5V current path (p.32)
Added Zehra 15/16 support per P84 (p.27)
Added second FW port power fuse (p.27)
Removed INT_CTRIPB_IN cap per P84 (p.8)
Replaced I8F782 Fets with I8F781 in battery charger and 14V PBUS switchers (p.29,30)
Renamed optical interface for consistency (p.24,37)
Corrected PLL_CFG4 for Apollo 7 (needs to always be zero) (p.5,7)
Removed temporary P84 constraints and finished up AGP clock changes (p.12,34)
Added stuffing options to power fans off 3V or 5V (p.25)
- 10/11/02 - Replaced DVI EMI caps with 0201 versions (p.22)
- 10/14/02 - Changed J18 to R345 with integrated magnetics (p.26)
10/15/02 - Moved Firewire connectors and port power switch to separate page (p.28)
Changed SMBus pullups to 7.15K, 1K as per 1Books/P84 [involved component net swaps] (p.29)
Added 0603 resistors as shorting pads for power up and reset (p.45)
Changed INT_MOD_SYNC, INT_MOD_DTI and INT_MOD_BITCLK to pulldowns per ERS [LA clk not used] (p.14)
Added damping resistor option to LMU circuit (p.23)
Changed INT_FST_FILLN_PD to pulldown only [LA clk not used] (p.13)
Changed INT_ENET_TDR to pulldown LLA clk (p.13)
Removed FW_LKON from Intrepid EXTINT3 [no longer used], pullup added (p.14)
Changed BMSB_HRESB to 3V3V_MAIN (p.24)
Changed FW_PC_PD, FW_PC_PU resistors to 5K (p.27)
Added 1K pulldown and net FW_PD2 to FW_PHY (p.27)
- 10/16/02 - Implemented new FW power switch and current limit (p.28)
Renamed +14V_PBUS to +PBUS (p.all) (p.29)
Added A29 adapter detection circuit (p.29)
Added +PBUS current limiting circuit, removed battery charging current limit circuit (p.30)
Added FW_PU_PSI to pullup to make Port 1 1394as only (p.27)
- 10/21/02 - Updated CY28512 clock chip to Rev B (p.14)
Added FW_PU_PSI to pullup to make Port 1 1394as only (p.27)
- 10/22/02 - Added full support for non-zero CPU_PLL_CFG45 in run state (p.7)
10/23/02 - Added fan power connector for P50 flex (p.24)
Changed LMU/JTAG/I2C pinout/pullup/pulldown strategy per P84 (p.23)
Changed fan Fets to S14460V per P84 (p.25)
Pinned out audio connector (p.25)
Pinned out modem connector (p.25)
Added 2 functions to test positions to wireless connector (p.24,38)
Renamed FW low voltage power rails (p.27,37) P84 (p.33)
Renamed VCore VID nets to common net (p.27)
Removed redundancy in DDR memory constraints (p.35)
Changed FW JTAG/I2C pinout/pullup/pulldown strategy per P84 (p.23)
Cleaned up CY28512B circuit as per P84 (powered off main, output divider and strap tweaks) (p.14)
Updated PCI clock series R values per P84 (p.12)
Changed power rail for ALS to +3V_MAIN per P84 (p.23)
Added 0 ohm short and bypass cap for CPU_VDDQV0 per P84 (p.21,37)
Split FW_VCORE into FW_VCORE1 and FW_VCORE2 (p.28,37)
Added TP nets to GPU for XOR-tree testing (p.19-21)
Changed fan PWM output pullups to +3V_SLEEP (p.27)
Added FW thermal pad ground hole back in (p.27)
- 10/28/02 - Replaced LMU layout (p.23)
10/30/02 - Changed fan power rails to common net (p.25)
10/31/02 - Removed MLB ALS (p.23)
Added wireless RF_DISABLE_L pullup and AIRPORT_CLKRUN_L pulldown (p.24)
- 11/05/02 - Added 6 decoupling caps to CPU_VCORE_SLEEP (p.5)
Broke out and ORGATE to discrete components for better placement (p.22,29)
11/06/02 - Changed 10 uF FW current limit output cap to two 4.7 uF caps (p.28)
Added 3 decoupling caps to CPU_VCORE_SLEEP (p.5)
Added 9 decoupling caps to each of +5V_MAIN and +3V_MAIN (p.32)
Removed CPU_VCORE1 jumper for CPU_VCORE_SLEEP (p.33)
Added decoupling cap to PMU Reset OR gates (p.29)
- 11/08/02 - Changed Firewire PHY to J17 (p.27)
Added bulk caps to fan connectors (p.25)
Added alternate chassis gnd connection for sleep LED (p.23)
- 11/11/02 - Removed +3V_MAIN option for P50 card (p.24)
- 11/13/02 - Removed LMU and associated circuitry (p.23)
- 11/14/02 - Implemented D3clock for all PCI devices (p.12,14,18)
- 11/25/02 - Renamed all components (all pages)
- 12/06/02 - Removed chokes from 1394a data pairs (p.27,28)

EVT RELEASE

- 12/13/02 - Added 12 pF caps to source of 33MHz PCI clocks since they can not be buried (p.12)
Replaced ADM1031 with AD7460 I2C Address Change (p.25)
Added AD7460 hookups to GPU thermal diode (p.21,25)
Added Firewire B ESD protection circuits (p.28)
Removed hole from Firewire ground pad (p.27)
- 12/16/02 - DDR memory connector renamed to J25 (p.11)
- 12/20/02 - Removed I4X10 from Firewire port power (p.28)
Added P10_P20 as placeholders and experiment guides (p.28)
Added diodes to OR +5V_SLEEP into FW PHY power supply (p.27)
- 12/26/02 - Updated CPU p/ns to production p/ns (p.5)
Removed RC glitch filter on CPU_DRDY_L (p.5,36)
Updated PCI source clock and internal spreading straps (p.8)
Changed bootROM PWD signal to INT_RESET_L per P84 (p.9)
Added CLK pulldowns per P84 (p.9)
Updated Ethernet series Rs per P84 [Clocks to 10 ohms, data to 22 ohms] (p.13)
Updated SSC/NO_SSDG BOM options (p.14)
Renamed line-in and headphone sense lines to reflect active low signals (p.14,25,39)
Added 0 ohm Rs to make 2.5V Intrepid rail hot or cold (p.15,16,38)
NO STUFFED ENTIRE 1.5V LDO circuit (p.15)
Stuffed USB OCT RC filters for 0 time constant [due to new port current limiters] (p.17)
Renamed USB OCT/PPON signals for left/right ports (p.17,39)
Updated GPU VCore to stay in sync with P84 ["jitter" improvement] (p.20)
Added EMI caps to LVDS_DDC_CLK, INT_I2SD0_SND_CLK, INT_I2SD0_SND_SCLK per P84 (p.22,25)
Added R800,R801 for eventual thermal diode in CPU (p.25)
Renamed R2000 to R789, R2001 to R802, R2002 to R803 (p.25)
Renamed P10 to P1, P20 to P2 [deleted old P1,P2] (p.28)
Added caps to FW EMI circuit that were missed (p.28)
Changed MAX4172 power source to save current on battery [per P84] (p.30)
Updated 1.5V/2.5V switcher BOM to stay in sync with P84 [FET change and current limits] (p.34)
Replaced all 132S1961 [1uF,0603,10V,208] with 132S0046 [1uF,0603,10V,208] (p.14,15,27,30,33,34)
Replaced all 138S051 [1uF,0603,6.3V,104] with 132S0046 [1uF,0603,10V,208] (p.27,30)
Updated Firewire fuse topology to that of P84 (p.28)
- 01/02/03 - Updated system and power block diagrams (p.2,3)
- 01/03/03 - Corrected +2.5V_INTREPID connections to muxes and reference (p.9,10)
- 01/03/03 - Added NO_TEST nets to pads of DDR connector arms (p.11)
- 01/08/03 - Added ZN002 circuits to ensure speakers are muted during power-up (p.25)
Changed R164 to 511 ohms to avoid low CPU clock amplitude (p.8)
Added required pulldown to output of DVI_HPD sense comparator (p.22)
Swapped R443 and R444 values to ensure Vgs < -4.5V (p.28)
Updated 5-video filter values to those of P84 (p.22)
- 01/10/03 - ZT7,ZT23,ZT61,ZT76,ZT89,ZT87,ZT22,ZT23,ZT38,ZT60,ZT42 & ZT17 are changed to HOLE-VIA-20R10 (p.4)
- 01/13/03 - Add L53, L54, L55 for TMSD Data=0+2+ Diff Pair (p.22)
- 01/14/03 - Add C812 - C821 (total 10 0.22uF caps) for 2.5V Intrepid Decoupling (p.16)
Add C822 & C823 at Wireless Card connector MAIN_RESET_L & RF_DISABLE_L_SPN (p.24)
Change MATCHED_DELAY to 50 for all TMSD DIFF PAIR (p.37)
Change MATCHED_DELAY to 50 for all TMSD DIFF PAIR (p.37)
Add R810 & R811 for ALWAYS-ON_FANS in Acrylic Build (p.25)
Remove NV31/17 components (p.19-21)
- 01/28/03 - Add M10 (p.19-21)
- 02/07/03 - Add Power Net Constraints for M10 (p.38)
Replace Singing PBus Cap C49,C50,C67,C68,C80,C81,C95,C96,C108,C109,C120,C121 with 126S0035 (or alt. 126S0036) (p.33)
02/11/03 - Add FW Power Net Constraints (p.38)
Change signal constraints for AGP signals (p.36)
Add LMU connector and components (p.23)
Edit I2C table for LMU (p.13)
Change R380 to 18.6K (p.13)
Connect Clock Slewing RESET# to MAIN_RESET_L (p.14)
Change Ferrite Bead of ATI power supply to correct values (p.21)
Remove C141 PBUS CAP (p.31)
Change and Rotate Keyboard Connector (p.23)
- 02/12/03 - Add ATI Power sequencing Circuit for M10 Power-up and Power-down (p.19-22, p.32-35)

EVT RELEASE (continue)

- 02/13/03 - Add C825 (p.30)
- 02/17/03 - Rename all Reference Designators
- 03/13/03 - Change 3-P FAN connectors to 4-P (p.25)
Add PU at PMU_SLEEP_LED_L for LMU (p.23)
Change FAN pins option for clock slewing & PLL5 (p.14)
Change ATI M10 GPIO8 to Pull-down (p.20)
Remove Memory_MUX_0ohm Resistors (p.10)
- 03/28/03 - Due to MLB outline change at DVI connector, CHGND1 has to be splitted into CHGND1 & CHGND2 (P 4 & 22)
Separate +3V and +5V traces running from 3/5V supply to 40pin LIO connector (P 25 & 32)
R601 change from 100K to 4.7K (P 29)
Change airline detect to 13.1V or greater, R40 and R690 to 97.6K ohm (P 30 & 31)
Add C26 at U3 RS-pin (P 30)
Change D3 to IN914 PN Junction Diode (P 31)
- 03/31/03 - Change AGPTST Pull-up to 470hm (it was 40hm) (P 20)
Add circuits to prevent start-up Headphone POP (P 25)
Change all 1210 4.7uF to 1206 4.7uF Cap (138S0531) (various pages)
Modify FAN circuit to PWM active low signal (P25)
- 04/08/03 - Add SOFT MODEM support (P 14 & 25)
Add 10-pin ELCO connector for Serial Debug Interface (P 25)
Change Q from S144350V to SUD45P03-10 (P 30)
Remove U34 R32A8 (P 30)
- 04/11/03 - Change FW Schottky Diode to a 3A part 371S0159 (P 28)
Change PBUS_L69 and VCORE_L71 inductor (P 31 & 33)
Issue to SS coil cap to 1206 package part (P 28)
Change all 6 VCORE Caps to 220uF Al Poly Cap 128S0024 (P 33)
Add Mitsuami M41571J regulator to provide 1.8V TPVDD (P 21)
Change U34 to Mitsuami M41571J part for ATI PLL 1.8V rail (P 21)
- 04/16/03 - Add FW Port Shutdown/PowerOn Circuit (P 28)
Change the I2C Pull-up for Sound/Modem to 1K ohm (P 14)
- 04/17/03 - Change 3V/5V inductors (152S0137) L61 & L62 (P 32)
- 04/21/03 - Add 12 ICT JTAG TEST PADS (P 39)
- 04/23/03 - Invert ATI GPIO15 signal, no stuff pull-up resistor (P 20)
Combine Q35 and Q36 into a Dual Package Part (P 22)
SWAP the AD7460 Temperature Sense Part (P 25)
Change FW PHY to production part (P 26)
- 04/24/03 - Remove +3V_CBUS_SLEEP and U5, use +3V_SLEEP directly (P 14,18,24)
Add 040P Res between ATI_PVDD/TPVDD rail and 10uF caps for stability purpose (P 21)
Add 0ohm resistor to digital ground instead of CHGND5 (p.23)
Add Sense Resistor to Vcore power rail, remove one 220uF cap <back to EVTA design> (P 33)
- 04/25/03 - Change C826 to 0.01uF 50V Cap (P 30)
- 04/30/03 - No stuff R676 to prevent +3V rail leakage (P 33)
- 05/02/03 - L45,L46,L47 is using Common Mode Choke TDK ACM2012D Part, will replace with ACM2012H Part if available (P 22)

DVT RELEASE

- 05/21/03 - Swap +PBUS and +24V_PBUS at Backup Battery Connector - J16 (p.31)
- 05/27/03 - Change R318 to R320 timing specification (p.13)
Change Q62 & Q65 to S17860DP part (p.33)
Change Q63 & Q66 to S17860DP part and split C102 into 3 10pF caps (p.33)
Enable VCore Burst (Skip) Mode by no stuffing R67 (p.33)
Enable Q48 to R6760DP part (p.20)
Change Q49 to I8F782 part (p.20)
Change Q48 to R6760DP part by changing R358 to 2.2 ohm, no stuffing R344 and stuffing R343 (p.20)
Reduce audible noise by changing L64 to 152S0139 (p.20)
Add C838, C840, C839, C844 & C845 10uF caps near the power switchers FETS (p.20, 32 & 34)
Change PWM_L Fan input (both L&R Fans) to +5V_SLEEP pull-up (p.25)
05/30/03 - Connect SLEEP_LED_DSDN to digital ground instead of CHGND5 (p.23)
- 06/03/03 - Add CPU Core Voltage offset option circuit (p.33)
GPU Vcore on/off timing (p.20)
- 06/05/03 - Change FW-B connector to S1420058 with internal shield pins (p.28)
- 06/06/03 - Add four 0ohm jumper in case there is no sw support for the multi-stage VCore (p.38)
Change the +2.5V sleep FET to reduce voltage drop on the rail (p.34)
- 06/12/03 - Change CBUS & USB2_REQ_LINL Pullup to +3V_MAIN (p.12)
Add 0 ohm at USB_AVSS_GND (p.17)
Change TMSD common mode choke to TDK ACM2012-900H part (p.22)
Change HD_DWACK_L pullup R215 to 10K (p.24)
Add C847, C851 & C852 at ENET_CLK for EMC (p.13 & 26)
Change Q82 pin#4 connection to system digital GND (p.33)
Add C848 150uF cap at J3 for +5V_MAIN USB2 power (p.25)
Add C853 1000uF cap at Q64 (p.30)
Add RC at AD7460 power rail for noise isolation (p.25)
isolate THERM signal at AD7460 by using double inverters for THERM_OC (p.25)
Remove redundant pullup R601 for THERM_OC (p.29)
Remove S12 EMI apting at CHGND5 (p.23)
Add additional PWR/GND pins at J17 for R-USB board (p.25)
- 06/13/03 - New 80DIMM connector with 4 through-hole mounting pins (p.11)
Change CPU config stuffing option at R63 and R64 (p.7)
SWAP R288 for Cypress CLK chip (p.14)
Move CBUS_PCI_REQ_L back to +3V_SLEEP rail pull-up (p.12)
Change the TMSD termination resistor values to 162ohm (p.20)
Change C847 at R560 (p.15)
- 06/16/03 - Add 1000pF caps at AD7460 D+plus/minus pairs (p.25)
Add S1152 VVI transmitter to prevent leakage from DVI connector to the system (p.19&20)
Replace C705,C707,C711,C703 & C685 with part 128S0025 (p.20&32)
Remove R771 0ohm resistor (p.34)
Edit Signal Constraints for TMSD routing and ENET routing (p.36&37)

DVT2 RELEASE

- 07/06/03 - Change R97 & R98 to 0402 package (p.33)
No stuff R835 (p.19)
Change R198 to 100K ohm resistor (p.23)
Add Common Mode Choke L77 & L76 at PWB pairs (p.28)
Removed current monitoring IC for firewire port power (p.28)
Changed RP52,RP53,RP56,RP57 to 22ohm for EMI (p.19)

PRODUCTION RELEASE

- 07/28/03 - Change BOM option for C51,C52,C77,C78,C91,C92,C111 to 8.2uF Panasonic AL cap only (p. 34)
- 08/05/03 - Change +3V/5V ITH compensation and No-Stuff Feed Forward Caps (p. 32)
Change CPU VCore setting for both BEST and BETTER configurations (p. 33)
- 08/07/03 - Change CPU VCore setting for both BEST and BETTER configurations again (p. 33)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D	401243	AA
NONE	SHT	40	44



8		7		6		5		4		3		2		1	
*** Part Cross-Reference for the entire design ***															
C1 CAP 5	C169 CAP 11	C237 CAP 14	C306 CAP 21	C375 CAP 28	C444 CAP 35	C513 CAP 42	C582 CAP 49	C651 CAP 56	C720 CAP 63	C789 CAP 70	C858 CAP 77	C927 CAP 84	C996 CAP 91	C1065 CAP 98	C1134 CAP 105
C2 CAP 6	C170 CAP 12	C238 CAP 15	C307 CAP 22	C376 CAP 29	C445 CAP 36	C514 CAP 43	C583 CAP 50	C652 CAP 57	C721 CAP 64	C790 CAP 71	C859 CAP 78	C928 CAP 85	C997 CAP 92	C1066 CAP 99	C1135 CAP 106
C3 CAP 7	C171 CAP 13	C239 CAP 16	C308 CAP 23	C377 CAP 30	C446 CAP 37	C515 CAP 44	C584 CAP 51	C653 CAP 58	C722 CAP 65	C791 CAP 72	C860 CAP 79	C929 CAP 86	C998 CAP 93	C1067 CAP 100	C1136 CAP 107
C4 CAP 8	C172 CAP 14	C240 CAP 17	C309 CAP 24	C378 CAP 31	C447 CAP 38	C516 CAP 45	C585 CAP 52	C654 CAP 59	C723 CAP 66	C792 CAP 73	C861 CAP 80	C930 CAP 87	C999 CAP 94	C1068 CAP 101	C1137 CAP 108
C5 CAP 9	C173 CAP 15	C241 CAP 18	C310 CAP 25	C379 CAP 32	C448 CAP 39	C517 CAP 46	C586 CAP 53	C655 CAP 60	C724 CAP 67	C793 CAP 74	C862 CAP 81	C931 CAP 88	C1000 CAP 95	C1069 CAP 102	C1138 CAP 109
C6 CAP 10	C174 CAP 16	C242 CAP 19	C311 CAP 26	C380 CAP 33	C449 CAP 40	C518 CAP 47	C587 CAP 54	C656 CAP 61	C725 CAP 68	C794 CAP 75	C863 CAP 82	C932 CAP 89	C1001 CAP 96	C1070 CAP 103	C1139 CAP 110
C7 CAP 11	C175 CAP 17	C243 CAP 20	C312 CAP 27	C381 CAP 34	C450 CAP 41	C519 CAP 48	C588 CAP 55	C657 CAP 62	C726 CAP 69	C795 CAP 76	C864 CAP 83	C933 CAP 90	C1002 CAP 97	C1071 CAP 104	C1140 CAP 111
C8 CAP 12	C176 CAP 18	C244 CAP 21	C313 CAP 28	C382 CAP 35	C451 CAP 42	C520 CAP 49	C589 CAP 56	C658 CAP 63	C727 CAP 70	C796 CAP 77	C865 CAP 84	C934 CAP 91	C1003 CAP 98	C1072 CAP 105	C1141 CAP 112
C9 CAP 13	C177 CAP 19	C245 CAP 22	C314 CAP 29	C383 CAP 36	C452 CAP 43	C521 CAP 50	C590 CAP 57	C659 CAP 64	C728 CAP 71	C797 CAP 78	C866 CAP 85	C935 CAP 92	C1004 CAP 99	C1073 CAP 106	C1142 CAP 113
C10 CAP 14	C178 CAP 20	C246 CAP 23	C315 CAP 30	C384 CAP 37	C453 CAP 44	C522 CAP 51	C591 CAP 58	C660 CAP 65	C729 CAP 72	C798 CAP 79	C867 CAP 86	C936 CAP 93	C1005 CAP 100	C1074 CAP 107	C1143 CAP 114
C11 CAP 15	C179 CAP 21	C247 CAP 24	C316 CAP 31	C385 CAP 38	C454 CAP 45	C523 CAP 52	C592 CAP 59	C661 CAP 66	C730 CAP 73	C799 CAP 80	C868 CAP 87	C937 CAP 94	C1006 CAP 101	C1075 CAP 108	C1144 CAP 115
C12 CAP 16	C180 CAP 22	C248 CAP 25	C317 CAP 32	C386 CAP 39	C455 CAP 46	C524 CAP 53	C593 CAP 60	C662 CAP 67	C731 CAP 74	C800 CAP 81	C869 CAP 88	C938 CAP 95	C1007 CAP 102	C1076 CAP 109	C1145 CAP 116
C13 CAP 17	C181 CAP 23	C249 CAP 26	C318 CAP 33	C387 CAP 40	C456 CAP 47	C525 CAP 54	C594 CAP 61	C663 CAP 68	C732 CAP 75	C801 CAP 82	C870 CAP 89	C939 CAP 96	C1008 CAP 103	C1077 CAP 110	C1146 CAP 117
C14 CAP 18	C182 CAP 24	C250 CAP 27	C319 CAP 34	C388 CAP 41	C457 CAP 48	C526 CAP 55	C595 CAP 62	C664 CAP 69	C733 CAP 76	C802 CAP 83	C871 CAP 90	C940 CAP 97	C1009 CAP 104	C1078 CAP 111	C1147 CAP 118
C15 CAP 19	C183 CAP 25	C251 CAP 28	C320 CAP 35	C389 CAP 42	C458 CAP 49	C527 CAP 56	C596 CAP 63	C665 CAP 70	C734 CAP 77	C803 CAP 84	C872 CAP 91	C941 CAP 98	C1010 CAP 105	C1079 CAP 112	C1148 CAP 119
C16 CAP 20	C184 CAP 26	C252 CAP 29	C321 CAP 36	C390 CAP 43	C459 CAP 50	C528 CAP 57	C597 CAP 64	C666 CAP 71	C735 CAP 78	C804 CAP 85	C873 CAP 92	C942 CAP 99	C1011 CAP 106	C1080 CAP 113	C1149 CAP 120
C17 CAP 21	C185 CAP 27	C253 CAP 30	C322 CAP 37	C391 CAP 44	C460 CAP 51	C529 CAP 58	C598 CAP 65	C667 CAP 72	C736 CAP 79	C805 CAP 86	C874 CAP 93	C943 CAP 100	C1012 CAP 107	C1081 CAP 114	C1150 CAP 121
C18 CAP 22	C186 CAP 28	C254 CAP 31	C323 CAP 38	C392 CAP 45	C461 CAP 52	C530 CAP 59	C599 CAP 66	C668 CAP 73	C737 CAP 80	C806 CAP 87	C875 CAP 94	C944 CAP 101	C1013 CAP 108	C1082 CAP 115	C1151 CAP 122
C19 CAP 23	C187 CAP 29	C255 CAP 32	C324 CAP 39	C393 CAP 46	C462 CAP 53	C531 CAP 60	C600 CAP 67	C669 CAP 74	C738 CAP 81	C807 CAP 88	C876 CAP 95	C945 CAP 102	C1014 CAP 109	C1083 CAP 116	C1152 CAP 123
C20 CAP 24	C188 CAP 30	C256 CAP 33	C325 CAP 40	C394 CAP 47	C463 CAP 54	C532 CAP 61	C601 CAP 68	C670 CAP 75	C739 CAP 82	C808 CAP 89	C877 CAP 96	C946 CAP 103	C1015 CAP 110	C1084 CAP 117	C1153 CAP 124
C21 CAP 25	C189 CAP 31	C257 CAP 34	C326 CAP 41	C395 CAP 48	C464 CAP 55	C533 CAP 62	C602 CAP 69	C671 CAP 76	C740 CAP 83	C809 CAP 90	C878 CAP 97	C947 CAP 104	C1016 CAP 111	C1085 CAP 118	C1154 CAP 125
C22 CAP 26	C190 CAP 32	C258 CAP 35	C327 CAP 42	C396 CAP 49	C465 CAP 56	C534 CAP 63	C603 CAP 70	C672 CAP 77	C741 CAP 84	C810 CAP 91	C879 CAP 98	C948 CAP 105	C1017 CAP 112	C1086 CAP 119	C1155 CAP 126
C23 CAP 27	C191 CAP 33	C259 CAP 36	C328 CAP 43	C397 CAP 50	C466 CAP 57	C535 CAP 64	C604 CAP 71	C673 CAP 78	C742 CAP 85	C811 CAP 92	C880 CAP 99	C949 CAP 106	C1018 CAP 113	C1087 CAP 120	C1156 CAP 127
C24 CAP 28	C192 CAP 34	C260 CAP 37	C329 CAP 44	C398 CAP 51	C467 CAP 58	C536 CAP 65	C605 CAP 72	C674 CAP 79	C743 CAP 86	C812 CAP 93	C881 CAP 100	C950 CAP 107	C1019 CAP 114	C1088 CAP 121	C1157 CAP 128
C25 CAP 29	C193 CAP 35	C261 CAP 38	C330 CAP 45	C399 CAP 52	C468 CAP 59	C537 CAP 66	C606 CAP 73	C675 CAP 80	C744 CAP 87	C813 CAP 94	C882 CAP 101	C951 CAP 108	C1020 CAP 115	C1089 CAP 122	C1158 CAP 129
C26 CAP 30	C194 CAP 36	C262 CAP 39	C331 CAP 46	C400 CAP 53	C469 CAP 60	C538 CAP 67	C607 CAP 74	C676 CAP 81	C745 CAP 88	C814 CAP 95	C883 CAP 102	C952 CAP 109	C1021 CAP 116	C1090 CAP 123	C1159 CAP 130
C27 CAP 31	C195 CAP 37	C263 CAP 40	C332 CAP 47	C401 CAP 54	C470 CAP 61	C539 CAP 68	C608 CAP 75	C677 CAP 82	C746 CAP 89	C815 CAP 96	C884 CAP 103	C953 CAP 110	C1022 CAP 117	C1091 CAP 124	C1160 CAP 131
C28 CAP 32	C196 CAP 38	C264 CAP 41	C333 CAP 48	C402 CAP 55	C471 CAP 62	C540 CAP 69	C609 CAP 76	C678 CAP 83	C747 CAP 90	C816 CAP 97	C885 CAP 104	C954 CAP 111	C1023 CAP 118	C1092 CAP 125	C1161 CAP 132
C29 CAP 33	C197 CAP 39	C265 CAP 42	C334 CAP 49	C403 CAP 56	C472 CAP 63	C541 CAP 70	C610 CAP 77	C679 CAP 84	C748 CAP 91	C817 CAP 98	C886 CAP 105	C955 CAP 112	C1024 CAP 119	C1093 CAP 126	C1162 CAP 133
C30 CAP 34	C198 CAP 40	C266 CAP 43	C335 CAP 50	C404 CAP 57	C473 CAP 64	C542 CAP 71	C611 CAP 78	C680 CAP 85	C749 CAP 92	C818 CAP 99	C887 CAP 106	C956 CAP 113	C1025 CAP 120	C1094 CAP 127	C1163 CAP 134
C31 CAP 35	C199 CAP 41	C267 CAP 44	C336 CAP 51	C405 CAP 58	C474 CAP 65	C543 CAP 72	C612 CAP 79	C681 CAP 86	C750 CAP 93	C819 CAP 100	C888 CAP 107	C957 CAP 114	C1026 CAP 121	C1095 CAP 128	C1164 CAP 135
C32 CAP 36	C200 CAP 42	C268 CAP 45	C337 CAP 52	C406 CAP 59	C475 CAP 66	C544 CAP 73	C613 CAP 80	C682 CAP 87	C751 CAP 94	C820 CAP 101	C889 CAP 108	C958 CAP 115	C1027 CAP 122	C1096 CAP 129	C1165 CAP 136
C33 CAP 37	C201 CAP 43	C269 CAP 46	C338 CAP 53	C407 CAP 60	C476 CAP 67	C545 CAP 74	C614 CAP 81	C683 CAP 88	C752 CAP 95	C821 CAP 102	C890 CAP 109	C959 CAP 116	C1028 CAP 123	C1097 CAP 130	C1166 CAP 137
C34 CAP 38	C202 CAP 44	C270 CAP 47	C339 CAP 54	C408 CAP 61	C477 CAP 68	C546 CAP 75	C615 CAP 82	C684 CAP 89	C753 CAP 96	C822 CAP 103	C891 CAP 110	C960 CAP 117	C1029 CAP 124	C1098 CAP 131	C1167 CAP 138
C35 CAP 39	C203 CAP 45	C271 CAP 48	C340 CAP 55	C409 CAP 62	C478 CAP 69	C547 CAP 76	C616 CAP 83	C685 CAP 90	C754 CAP 97	C823 CAP 104	C892 CAP 111	C961 CAP 118	C1030 CAP 125	C1099 CAP 132	C1168 CAP 139
C36 CAP 40	C204 CAP 46	C272 CAP 49	C341 CAP 56	C410 CAP 63	C479 CAP 70	C548 CAP 77	C617 CAP 84	C686 CAP 91	C755 CAP 98	C824 CAP 105	C893 CAP 112	C962 CAP 119	C1031 CAP 126	C1100 CAP 133	C1169 CAP 140
C37 CAP 41	C205 CAP 47	C273 CAP 50	C342 CAP 57	C411 CAP 64	C480 CAP 71	C549 CAP 78	C618 CAP 85	C687 CAP 92	C756 CAP 101	C825 CAP 106	C894 CAP 113	C963 CAP 120	C1032 CAP 127	C1101 CAP 134	C1170 CAP 141
C38 CAP 42	C206 CAP 48	C274 CAP 51	C343 CAP 58	C412 CAP 65	C481 CAP 72	C550 CAP 79	C619 CAP 86	C688 CAP 93	C757 CAP 102	C826 CAP 107	C895 CAP 114	C964 CAP 121	C1033 CAP 128	C1102 CAP 135	C1171 CAP 142
C39 CAP 43	C207 CAP 49	C275 CAP 52	C344 CAP 59	C413 CAP 66	C482 CAP 73	C551 CAP 80	C620 CAP 87	C689 CAP 94	C758 CAP 103	C827 CAP 108	C896 CAP 115	C965 CAP 122	C1034 CAP 129	C1103 CAP 136	C1172 CAP 143
C40 CAP 44	C208 CAP 50	C276 CAP 53	C345 CAP 60	C414 CAP 67	C483 CAP 74	C552 CAP 81	C621 CAP 88	C690 CAP 95	C759 CAP 104	C828 CAP 109	C897 CAP 116	C966 CAP 123	C1035 CAP 130	C1104 CAP 137	C1173 CAP 144
C41 CAP 45	C209 CAP 51	C277 CAP 54	C346 CAP 61	C415 CAP 68	C484 CAP 75	C553 CAP 82	C622 CAP 89	C691 CAP 96	C760 CAP 105	C829 CAP 110	C898 CAP 117	C967 CAP 124	C1036 CAP 131	C1105 CAP 138	C1174 CAP 145
C42 CAP 46	C210 CAP 52	C278 CAP 55	C347 CAP 62	C416 CAP 69	C485 CAP 76	C554 CAP 83	C623 CAP 90	C692 CAP 97	C761 CAP 106	C830 CAP 111	C899 CAP 118	C968 CAP 125	C1037 CAP 132	C1106 CAP 139	C1175 CAP 146
C43 CAP 47	C211 CAP 53	C279 CAP 56	C348 CAP 63	C417 CAP 70	C486 CAP 77	C555 CAP 84	C624 CAP 91	C693 CAP 98	C762 CAP 107	C831 CAP 112	C900 CAP 119	C969 CAP 126	C1038 CAP 133	C1107 CAP 140	C1176 CAP 147
C44 CAP 48	C212 CAP 54	C280 CAP 57	C349 CAP 64	C418 CAP 71	C487 CAP 78	C556 CAP 85	C625 CAP 92	C694 CAP 99	C763 CAP 108	C832 CAP 113	C901 CAP 120	C970 CAP 127	C1039 CAP 134	C1108 CAP 141	C1177 CAP 148
C45 CAP 49	C213 CAP 55	C281 CAP 58	C350 CAP 65	C419 CAP 72	C488 CAP 79	C557 CAP 86	C626 CAP 93	C695 CAP 100	C764 CAP 109	C833 CAP 114	C902 CAP 121	C971 CAP 128	C1040 CAP 135	C1109 CAP 142	C1178 CAP 149
C46 CAP 50	C214 CAP 56	C282 CAP 59	C351 CAP 66	C420 CAP 73	C489 CAP 80	C558 CAP 87	C627 CAP 94	C696 CAP 101	C765 CAP 110	C834 CAP 115	C903 CAP 122	C972 CAP 129	C1041 CAP 136	C1110 CAP 143	C1179 CAP 150
C47 CAP 51	C215 CAP 57	C283 CAP 60	C352 CAP 67	C421 CAP 74	C490 CAP 81	C559 CAP 88	C628 CAP 95	C697 CAP 102	C766 CAP 111	C835 CAP 116	C904 CAP 123	C973 CAP 130	C1042 CAP 137	C1111 CAP 144	C1180 CAP 151
C48 CAP 52	C216 CAP 58	C284 CAP 61	C353 CAP 68	C422 CAP 75	C491 CAP 82	C560 CAP 89	C629 CAP 96	C698 CAP 103	C767 CAP 112	C836 CAP 117	C905 CAP 124	C974 CAP 131	C1043 CAP 138	C1112 CAP 145	C1181 CAP 152
C49 CAP 53	C217 CAP 59	C285 CAP 62	C354 CAP 69	C423 CAP 76	C492 CAP 83	C561 CAP 90	C630 CAP 97	C699 CAP 104	C768 CAP 113	C837 CAP 118	C906 CAP 125	C975 CAP 132	C1044 CAP 139	C1113 CAP 146	C1182 CAP 153
C50 CAP 54	C218 CAP 60	C286 CAP 63	C355 CAP 70	C424 CAP 77	C493 CAP 84	C562 CAP 91	C631 CAP 98	C700 CAP 105	C769 CAP 114	C838 CAP 119	C907 CAP 126	C976 CAP 133	C1045 CAP 140	C1114 CAP 147	C1183 CAP 154
C51 CAP 55	C219 CAP 61	C287 CAP 64	C356 CAP 71	C425 CAP 78	C494 CAP 85	C563 CAP 92	C632 CAP 99	C701 CAP 106	C770 CAP 115	C839 CAP 120	C908 CAP 127	C977 CAP 134	C1046 CAP 141	C1115 CAP 148	C1184 CAP 155
C52 CAP 56	C220 CAP 62	C288 CAP 65	C357 CAP 72	C426 CAP 79	C495 CAP 86	C564 CAP 93	C633 CAP 100	C702 CAP 107	C771 CAP 116	C840 CAP 121	C909 CAP 128	C978 CAP 135	C1047 CAP 142	C1116 CAP 149	C1185 CAP 156
C53 CAP 57	C221 CAP 63	C289 CAP 66	C358 CAP 73	C427 CAP 80	C496 CAP 87	C565 CAP 94	C634 CAP 101	C703 CAP 108	C772 CAP 117	C841 CAP 122	C910 CAP 129	C979 CAP 136	C1048 CAP 143	C1117 CAP 150	C1186 CAP 157
C54 CAP 58	C222 CAP 64	C290 CAP 67	C359 CAP 74	C428 CAP 81	C497 CAP 88	C566 CAP 95	C635 CAP 102	C704 CAP 109	C773 CAP 118	C842 CAP 123	C911 CAP 130	C980 CAP 137	C1049 CAP 144	C1118 CAP 151	C1187 CAP 158
C55 CAP 59	C223 CAP 65	C291 CAP 68	C360 CAP 75	C429 CAP 82	C498 CAP 89	C567 CAP 96	C636 CAP 103	C705 CAP 110	C774 CAP 119	C843 CAP 124	C912 CAP 131	C981 CAP 138	C1050 CAP 145	C1119 CAP 152	C1188 CAP 159
C56 CAP 60	C224 CAP 66														

	8	7	6	5	4	3	2	1		
D	R418 RES 27 R419 RES 27 R420 RES 27 R421 RES 26 R422 RES 26 R423 RES 26 R424 RES 26 R425 RES 26 R426 RES 27 R427 RES 26 R428 RES 26 R429 RES 26 R430 RES 26 R431 RES 26 R432 RES 26 R433 RES 26 R434 RES 26 R435 RES 26 R436 RES 26 R437 RES 26 R438 RES 26 R439 RES 26 R440 RES 26 R441 RES 26 R442 RES 26 R443 RES 27 R444 RES 27 R445 RES 26 R446 RES 28 R447 RES 28 R448 RES 28 R449 RES 28 R450 RES 25 R451 RES 22 R452 RES 22 R453 RES 22 R454 RES 22 R455 RES 22 R456 RES 22 R457 RES 22 R458 RES 22 R459 RES 22 R460 RES 22 R461 RES 28 R462 RES 22 R463 RES 22 R464 RES 22 R465 RES 28 R466 RES 28 R467 RES 22 R468 RES 22 R469 RES 22 R470 RES 28 R471 RES 28 R472 RES 22 R473 RES 22 R474 RES 22 R475 RES 22 R476 RES 22 R477 RES 22 R478 RES 22 R479 RES 22 R480 RES 22 R481 RES 22 R482 RES 22 R483 RES 22 R484 RES 22 R485 RES 22 R486 RES 27 R487 RES 27 R488 RES 27 R489 RES 27 R490 RES 27 R491 RES 25 R492 RES 27 R493 RES 27 R494 RES 27 R495 RES 27 R496 RES 27 R497 RES 27 R498 RES 27 R499 RES 27 R500 RES 27 R501 RES 27 R502 RES 27 R503 RES 26 R504 RES 26 R505 RES 27 R506 RES 26 R507 RES 26 R508 RES 27 R509 RES 27 R510 RES 27 R511 RES 26 R512 RES 27 R513 RES 27 R514 RES 27 R515 RES 27 R516 RES 27 R517 RES 27 R518 RES 27 R519 RES 27 R520 RES 27 R521 RES 12 R522 RES 12 R523 RES 12 R524 RES 12 R525 RES 14 R526 RES 14 R527 RES 14 R528 RES 14 R529 RES 14 R530 RES 25 R531 RES 14 R532 RES 14 R533 RES 12 R534 RES 12 R535 RES 14 R536 RES 14 R537 RES 12 R538 RES 12 R539 RES 12 R540 RES 24 R541 RES 24 R542 RES 24 R543 RES 22 R544 RES 24 R545 RES 24 R546 RES 24 R547 RES 25 R548 RES 12 R549 RES 12 R550 RES 12 R551 RES 12 R552 RES 12 R553 RES 12 R554 RES 14 R555 RES 20 R556 RES 20 R557 RES 14 R558 RES 20 R559 RES 20 R560 RES 29 R561 RES 29 R562 RES 29 R563 RES 29 R564 RES 29 R565 RES 14 R566 RES 14 R567 RES 14 R568 RES 14 R569 RES 20 R570 RES 24 R571 RES 14 R572 RES 12 R573 RES 12 R574 RES 14 R575 RES 14 R576 RES 29 R577 RES 23 R578 RES 24 R579 RES 24 R580 RES 29 R581 RES 25 R582 RES 29 R583 RES 29 R584 RES 29 R585 RES 29 R586 RES 29 R587 RES 29 R588 RES 29 R589 RES 29 R590 RES 29 R591 RES 29 R592 RES 29 R593 RES 29	R594 RES 29 R595 RES 29 R596 RES 29 R597 RES 29 R598 RES 29 R599 RES 29 R600 RES 29 R601 RES 29 R602 RES 29 R603 RES 23 R604 RES 31 R605 RES 31 R606 RES 17 R607 RES 17 R608 RES 17 R609 RES 17 R610 RES 17 R611 RES 23 R612 RES 17 R613 RES 17 R614 RES 17 R615 RES 17 R616 RES 23 R617 RES 17 R618 RES 8 R619 RES 8 R620 RES 8 R621 RES 8 R622 RES 8 R623 RES 8 R624 RES 8 R625 RES 8 R626 RES 8 R627 RES 8 R628 RES 8 R629 RES 8 R630 RES 19 R631 RES 19 R632 RES 17 R633 RES 25 R634 RES 19 R635 RES 33 R636 RES 17 R637 RES 8 R638 RES 8 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8 R646 RES 8 R647 RES 33 R648 RES 8 R649 RES 8 R650 RES 8 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 8 R656 RES 8 R657 RES 8 R658 RES 27 R659 RES 25 R660 RES 31 R661 RES 25 R662 RES 33 R663 RES 31 R664 RES 8 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 8 R671 RES 33 R672 RES 13 R673 RES 31 R674 RES 9 R675 RES 13 R676 RES 33 R677 RES 8 R678 RES 8 R679 RES 8 R680 RES 8 R681 RES 8 R682 RES 8 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 25 R687 RES 25 R688 RES 25 R689 RES 25 R690 RES 11 R691 RES 9 R692 RES 8 R693 RES 8 R694 RES 8 R695 RES 8 R696 RES 8 R697 RES 8 R698 RES 8 R699 RES 8 R700 RES 25 R701 RES 25 R702 RES 25 R703 RES 25 R704 RES 25 R705 RES 25 R706 RES 33 R707 RES 6 R708 RES 33 R709 RES 6 R710 RES 30 R711 RES 30 R712 RES 6 R713 RES 30 R714 RES 18 R715 RES 30 R716 RES 30 R717 RES 30 R718 RES 18 R719 RES 18 R720 RES 30 R721 RES 18 R722 RES 12 R723 RES 18 R724 RES 18 R725 RES 30 R726 RES 18 R727 RES 30 R728 RES 30 R729 RES 30 R730 RES 30 R731 RES 30 R732 RES 30 R733 RES 30 R734 RES 30 R735 RES 30 R736 RES 30 R737 RES 24 R738 RES 30 R739 RES 24 R740 RES 30 R741 RES 30 R742 RES 12 R743 RES 33 R744 RES 30 R745 RES 29 R746 RES 14 R747 RES 24 R748 RES 5 R749 RES 25 R750 RES 25 R751 RES 25 R752 RES 25 R753 RES 25 R754 RES 23 R755 RES 33 R756 RES 29 R757 RES 20 R758 RES 20 R759 RES 20 R760 RES 20 R761 RES 20 R762 RES 20 R763 RES 20 R764 RES 20 R765 RES 20 R766 RES 20 R767 RES 20	R768 RES 20 R769 RES 25 R770 RES 25 R771 RES 25 R772 RES 25 R773 RES 25 R774 RES 25 R775 RES 28 R776 RES 20 R777 RES 20 R778 RES 21 R779 RES 21 R780 RES 22 R781 RES 33 R782 RES 33 R783 RES 33 R784 RES 33 R785 RES 33 R786 RES 33 R787 RES 33 R788 RES 17 R789 RES 25 R790 RES 25 R791 RES 33 R792 RES 33 R793 RES 33 R794 RES 33 R795 RES 33 R796 RES 33 R797 RES 33 R798 RES 17 R799 RES 25 R800 RES 25 R801 RES 25 R802 RES 25 R803 RES 19 R804 RES 19 R805 RES 19 R806 RES 19 R807 RES 19 R808 RES 19 R809 RES 19 R810 RES 19 R811 RES 19 R812 RES 19 R813 RES 19 R814 RES 19 R815 RES 19 R816 RES 19 R817 RES 19 R818 RES 19 R819 RES 19 R820 RES 19 R821 RES 19 R822 RES 19 R823 RES 19 R824 RES 19 R825 RES 19 R826 RES 19 R827 RES 19 R828 RES 19 R829 RES 19 R830 RES 19 R831 RES 19 R832 RES 19 R833 RES 19 R834 RES 19 R835 RES 19 R836 RES 19 R837 RES 19 R838 RES 19 R839 RES 19 R840 RES 20 R841 RES 21 R842 RES 21 R843 RES 21 R844 RES 21 R845 RES 21 R846 RES 21 R847 RES 21 R848 RES 21 R849 RES 21 R850 RES 21 R851 RES 21 R852 RES 21 R853 RES 21 R854 RES 21 R855 RES 21 R856 RES 21 R857 RES 21 R858 RES 21 R859 RES 21 R860 RES 21 R861 RES 21 R862 RES 21 R863 RES 21 R864 RES 21 R865 RES 21 R866 RES 21 R867 RES 21 R868 RES 21 R869 RES 21 R870 RES 21 R871 RES 21 R872 RES 21 R873 RES 21 R874 RES 21 R875 RES 21 R876 RES 21 R877 RES 21 R878 RES 21 R879 RES 21 R880 RES 21 R881 RES 21 R882 RES 21 R883 RES 21 R884 RES 21 R885 RES 21 R886 RES 21 R887 RES 21 R888 RES 21 R889 RES 21 R890 RES 21 R891 RES 21 R892 RES 21 R893 RES 21 R894 RES 21 R895 RES 21 R896 RES 21 R897 RES 21 R898 RES 21 R899 RES 21 R900 RES 21 R901 RES 21 R902 RES 21 R903 RES 21 R904 RES 21 R905 RES 21 R906 RES 21 R907 RES 21 R908 RES 21 R909 RES 21 R910 RES 21 R911 RES 21 R912 RES 21 R913 RES 21 R914 RES 21 R915 RES 21 R916 RES 21 R917 RES 21 R918 RES 21 R919 RES 21 R920 RES 21 R921 RES 21 R922 RES 21 R923 RES 21 R924 RES 21 R925 RES 21 R926 RES 21 R927 RES 21 R928 RES 21 R929 RES 21 R930 RES 21 R931 RES 21 R932 RES 21 R933 RES 21 R934 RES 21 R935 RES 21 R936 RES 21 R937 RES 21 R938 RES 21 R939 RES 21 R940 RES 21 R941 RES 21 R942 RES 21 R943 RES 21 R944 RES 21 R945 RES 21 R946 RES 21 R947 RES 21 R948 RES 21 R949 RES 21 R950 RES 21 R951 RES 21 R952 RES 21 R953 RES 21 R954 RES 21 R955 RES 21 R956 RES 21 R957 RES 21 R958 RES 21 R959 RES 21 R960 RES 21 R961 RES 21 R962 RES 21 R963 RES 21 R964 RES 21 R965 RES 21 R966 RES 21 R967 RES 21 R968 RES 21 R969 RES 21 R970 RES 21 R971 RES 21 R972 RES 21 R973 RES 21 R974 RES 21 R975 RES 21 R976 RES 21 R977 RES 21 R978 RES 21 R979 RES 21 R980 RES 21 R981 RES 21 R982 RES 21 R983 RES 21 R984 RES 21 R985 RES 21 R986 RES 21 R987 RES 21 R988 RES 21 R989 RES 21 R990 RES 21 R991 RES 21 R992 RES 21 R993 RES 21 R994 RES 21 R995 RES 21 R996 RES 21 R997 RES 21 R998 RES 21 R999 RES 21 R1000 RES 21	X04 SHORT 20 X07 JUMPER 21 X08 SHORT 34 X09 SHORT 20 X010 SHORT 34 X011 SHORT 20 X012 SHORT 20 X013 SHORT 32 X014 SHORT 22 X015 SHORT 22 X016 JUMPER 32 X017 SHORT 34 X018 JUMPER 34 X019 JUMPER 20 X020 JUMPER 32 X021 SHORT 34 X022 JUMPER 34 X023 SHORT 34 X024 JUMPER 34 X025 SHORT 34 X026 JUMPER 31 X027 SHORT 33 X028 SHORT 33 X029 SHORT 33 X030 SHORT 25 X031 SHORT 32 X032 SHORT 32 X034 SHORT 5 Y1 CRYSTAL 17 Y2 CRYSTAL 24 Y3 CRYSTAL_4P3H 29 Y4 CRYSTAL 29 Y5 CRYSTAL_4P3H 26 Z11 HOLE_VIA 4 Z12 HOLE_VIA 4 Z13 HOLE_VIA 4 Z14 HOLE_VIA 4 Z15 HOLE_VIA 4 Z16 HOLE_VIA 4 Z17 HOLE_VIA 4 Z18 HOLE_VIA 4 Z19 HOLE_VIA 4 Z20 HOLE_VIA 4 Z21 HOLE_VIA 4 Z22 HOLE_VIA 4 Z23 HOLE_VIA 4 Z24 HOLE_VIA 4 Z25 HOLE_VIA 4 Z26 HOLE_VIA 4 Z27 HOLE_VIA 4 Z28 HOLE_VIA 4 Z29 HOLE_VIA 4 Z30 HOLE_VIA 4 Z31 HOLE_VIA 4 Z32 HOLE_VIA 4 Z33 HOLE_VIA 4 Z34 HOLE_VIA 4 Z35 HOLE_VIA 4 Z36 HOLE_VIA 4 Z37 HOLE_VIA 4 Z38 HOLE_VIA 4 Z39 HOLE_VIA 4 Z40 HOLE_VIA 4 Z41 HOLE_VIA 4 Z42 HOLE_VIA 4 Z43 HOLE_VIA 4 Z44 HOLE_VIA 4 Z45 HOLE_VIA 4 Z46 HOLE_VIA 4 Z47 HOLE_VIA 4 Z48 HOLE_VIA 4 Z49 HOLE_VIA 4 Z50 HOLE_VIA 4 Z51 HOLE_VIA 4 Z52 HOLE_VIA 4 Z53 HOLE_VIA 4 Z54 HOLE_VIA 4 Z55 HOLE_VIA 4 Z56 HOLE_VIA 4 Z57 HOLE_VIA 4 Z58 HOLE_VIA 4 Z59 HOLE_VIA 4 Z60 HOLE_VIA 4 Z61 HOLE_VIA 4 Z62 HOLE_VIA 4 Z63 HOLE_VIA 4 Z64 HOLE_VIA 4 Z65 HOLE_VIA 4 Z66 HOLE_VIA 4 Z67 HOLE_VIA 4 Z68 HOLE_VIA 4 Z69 HOLE_VIA 4 Z70 HOLE_VIA 4 Z71 HOLE_VIA 4 Z72 HOLE_VIA 4 Z73 HOLE_VIA 4 Z74 HOLE_VIA 4 Z75 HOLE_VIA 4 Z76 HOLE_VIA 4 Z77 HOLE_VIA 4 Z78 HOLE_VIA 4 Z79 HOLE_VIA 4 Z80 HOLE_VIA 4 Z81 HOLE_VIA 4 Z82 HOLE_VIA 4 Z83 HOLE_VIA 4 Z84 HOLE_VIA 4 Z85 HOLE_VIA 4 Z86 HOLE_VIA 4 Z87 HOLE_VIA 4 Z88 HOLE_VIA 4 Z89 HOLE_VIA 4 Z90 HOLE_VIA 4 Z91 HOLE_VIA 4 Z92 HOLE_VIA 4 Z93 HOLE_VIA 4 Z94 HOLE_VIA 4 Z95 HOLE_VIA 4 Z96 HOLE_VIA 4 Z97 HOLE_VIA 4 Z98 HOLE_VIA 4 Z99 HOLE_VIA 4 Z100 HOLE_VIA 4	R01 RPAK100C 18 R02 RPAK4D 8 R03 RPAK4D 8 R04 RPAK4D 14 R05 RPAK4D 14 R06 RPAK4D 14 R07 RPAK4D 14 R08 RPAK4D 14 R09 RPAK4D 9 R10 RPAK4D 13 R11 RPAK4D 14 R12 RPAK4D 9 R13 RPAK4D 14 R14 RPAK4D 9 R15 RPAK4D 14 R16 RPAK4D 13 R17 RPAK4D 9 R18 RPAK4D 24 R19 RPAK4D 24 R20 RPAK4D 9 R21 RPAK4D 24 R22 RPAK4D 9 R23 RPAK4D 24 R24 RPAK4D 24 R25 RPAK4D 24 R26 RPAK4D 24 R27 RPAK4D 24 R28 RPAK4D 24 R29 RPAK4D 9 R30 RPAK4D 24 R31 RPAK4D 9 R32 RPAK4D 13 R33 RPAK4D 12 R34 RPAK4D 12 R35 RPAK4D 12 R36 RPAK4D 12 R37 RPAK4D 27 R38 RPAK4D 27 R39 RPAK4D 29 R40 RPAK100C 23 R41 RPAK4D 29 R42 RPAK100C 23 R43 RPAK4D 17 R44 RPAK4D 17 R45 RPAK4D 17 R46 RPAK100C 6 R47 RPAK4D 14 R48 RPAK4D 19 R49 RPAK4D 19 R50 RPAK4D 19 R51 RPAK4D 19 R52 RPAK2D 19 R53 RPAK2D 19 R54 RPAK2D 19 R55 RPAK2D 19 R56 RPAK2D 19 R57 RPAK2D 19 R58 RPAK2D 19 R59 RPAK2D 19 R60 RPAK4D 19 R61 HOLE_3D_8M1 4 U1 COMPARTOR_LMC7211 30 U2 MC7832 29 U3 AMP_MAX412 30 U4 PWR_CNTRL_TPS2211 18 U5 MAX1772 30 U6 MAX1717 33 U7 MAX1717 33 U8 PCI1510G2U 18 U9 SMT40C1008 6 U10 SMT40C1008 6 U11 FEPR_1M08 9 U12 SMT40C1004 7 U13 LTC1425 31 U14 COMPARTOR_LMC7211 31 U15 P1383257 33 U16 CMTV4020 10 U17 UDD720101_FPGA 17 U18 CMTV4020 10 U19 MAX1715 34 U20 MC7832 29 U21 74128 23 U22 VREG_LP2951 31 U23 VREG_LP2951 31 U24 MC7832 29 U25 MC7832 29 U26 MAX6804 29 U27 CMTV4020 10 U28 CMTV4020 10 U29 M16C62 29 U30 CLK_GEN_C28511 19 U31 CLK_GEN_C28512 14 U32 LTC1778 20 U33 COMPARTOR_LMC7211 29 U34 VREG_MN1571J 21 U35 LTC1707 32 U36 TUB31A3A 27 U37 VREG_LM2594 27 U38 VREG_L1942 27 U39 741032 22 U40 741032 22 U42 COMPARTOR_LMC7211 22 U43 TRANSDUCER_ABB111 26 U44 LTC1761 27 U45 LTC1455 26 U46 LTC1411 34 U47 RAGE_MBLTV_M10_CSP64_667 19 20 21 U48 TRA_ST164678Q 34 U49 VREG_LP1962 14 U50 TRA_ST13447DV 34 U51 ENFRFR10 8 9 10 11 14 18 U52 EXPROM_25KX_M2558 6 U53 AD77460 25 U54 A2901L00 8 U55 CRAMP_LMC7111 30 U56 APDOLLO_M077445_160 5 6 U57 COMPARTOR_LMC7211 30 U58 S11112 19 U59 VREG_MN1571J 21 X01 SHORT 20 X02 SHORT 33 X03 SHORT 31 X04 SHORT 20 X05 SHORT 20					
C										
B										
A										