

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		285476	PRODUCTION RELEASED	07/28/03	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M10 AGP & CLOCKS
19	M10 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	M10 ANALOG, POWER, GND
21	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS


PAGE	CONTENTS
22	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
23	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
24	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
25	USB 2.0
26	MARVELL GIGABIT ETHERNET PHY
27	FIREWIRE A/B PHY
28	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
29	PMU (POWER MANAGEMENT UNIT)
30	BATTERY CHARGER AND CONNECTOR
31	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
32	3.3V / 5V SYSTEM POWER SUPPLIES
33	CPU CORE VOLTAGE POWER SUPPLY
34	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
35	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
36	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
37	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
38	FUNCTIONAL TEST POINTS
39	REVISION HISTORY (1 OF 1)
40-41	SIGNAL NAMES
42-43	COMPONENT LOCATIONS


SCHEM, MLB, PB17 "

07/28/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6459	1	SCHEM,MLB,PB17 INCH	SCH1	
820-1524	1	PCBF,MLB,PB17 INCH	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPPR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, MLB, PB17 INCH DRAWING NUMBER 051-6459 REV. A
				SHT 1 OF 44	




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	2 OF 44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	3 OF 44

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES


ASICS HEATSINK MOUNTS




CHASSIS MOUNTS




INVERTER




SPEAKER CLIPS



CONDUCTIVE MOUNTS




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	4 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782733	1	IC, APOLLO7, 1.X, 1.3GHZ, 1.XV CORE, 85C	U43	CRITICAL	1_30_VCORE
33782807	1	IC, APOLLO7, 1.X, 1.33GHZ, 1.32V VCORE, 85C	U43	CRITICAL	1_32_VCORE

OMIT
U43
800MHZ
APOLLO_MPC7445_360
BGA
 (1 OF 3)
MPC7447

MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6459	REV. A
	SCALE NONE	SHEET 5	OF 44

8

7

6

5

4

3

2

1

BOOT BANGER - LMU PERORMS THIS FUNCTION IF NEEDED
SEE PAGE 22

```

36 CPU_DATA<0> R15 D0
36 CPU_DATA<1> W15 D1
36 CPU_DATA<2> T14 D2
36 CPU_DATA<3> V16 D3
36 CPU_DATA<4> W16 D4
36 CPU_DATA<5> T15 D5
36 CPU_DATA<6> U15 D6
36 CPU_DATA<7> P14 D7
36 CPU_DATA<8> V13 D8
36 CPU_DATA<9> W13 D9
36 CPU_DATA<10> T13 D10
36 CPU_DATA<11> P13 D11
36 CPU_DATA<12> U14 D12
36 CPU_DATA<13> W14 D13
36 CPU_DATA<14> R12 D14
36 CPU_DATA<15> T12 D15
36 CPU_DATA<16> W12 D16
36 CPU_DATA<17> V12 D17
36 CPU_DATA<18> N11 D18
36 CPU_DATA<19> N10 D19
36 CPU_DATA<20> R11 D20
36 CPU_DATA<21> U11 D21
36 CPU_DATA<22> W11 D22
36 CPU_DATA<23> T11 D23
36 CPU_DATA<24> R10 D24
36 CPU_DATA<25> N9 D25
36 CPU_DATA<26> P10 D26
36 CPU_DATA<27> U10 D27
36 CPU_DATA<28> R9 D28
36 CPU_DATA<29> W10 D29
36 CPU_DATA<30> U9 D30
36 CPU_DATA<31> V9 D31
36 CPU_DATA<32> W5 D32
36 CPU_DATA<33> U6 D33
36 CPU_DATA<34> T5 D34
36 CPU_DATA<35> U5 D35
36 CPU_DATA<36> W7 D36
36 CPU_DATA<37> R6 D37
36 CPU_DATA<38> P7 D38
36 CPU_DATA<39> V6 D39
36 CPU_DATA<40> P17 D40
36 CPU_DATA<41> R19 D41
36 CPU_DATA<42> V18 D42
36 CPU_DATA<43> R18 D43
36 CPU_DATA<44> V19 D44
36 CPU_DATA<45> T19 D45
36 CPU_DATA<46> U19 D46
36 CPU_DATA<47> W19 D47
36 CPU_DATA<48> U18 D48
36 CPU_DATA<49> W17 D49
36 CPU_DATA<50> W18 D50
36 CPU_DATA<51> T16 D51
36 CPU_DATA<52> T18 D52
36 CPU_DATA<53> T17 D53
36 CPU_DATA<54> W3 D54
36 CPU_DATA<55> V17 D55
36 CPU_DATA<56> U4 D56
36 CPU_DATA<57> U8 D57
36 CPU_DATA<58> U7 D58
36 CPU_DATA<59> R7 D59
36 CPU_DATA<60> P6 D60
36 CPU_DATA<61> R8 D61
36 CPU_DATA<62> W8 D62
36 CPU_DATA<63> T8 D63

```

OMIT
U43
800MHZ
BGA
(2 OF 3)

APOLLO_MPC7445_360

```

NC_T3 DP0
NC_W4 DP1
NC_T4 DP2
NC_W9 DP3
NC_W6 DP4
NC_V3 DP5
NC_N8 DP6
NC_W6 DP7

```

```

NC_F18 NC_F18
NC_F17 NC_F17
NC_F19 NC_F19
NC_H19 NC_H19
NC_H18 NC_H18
NC_H17 NC_H17
NC_H16 NC_H16
NC_E19 NC_E19
NC_D18 NC_D18
NC_F16 NC_F16
NC_G16 NC_G16
NC_D19 NC_D19
NC_F15 NC_F15
NC_G19 NC_G19
NC_E16 NC_E16
NC_D17 NC_D17
NC_D16 NC_D16

```

OMIT
U43
800MHZ
BGA
(3 OF 3)

APOLLO_MPC7445_360

```

NC_P15 NC_P15
NC_L15 NC_L15
NC_N15 NC_N15
NC_P18 NC_P18
NC_N14 NC_N14
NC_M14 NC_M14
NC_M17 NC_M17
NC_N13 NC_N13
NC_N16 NC_N16
NC_M19 NC_M19
NC_M16 NC_M16
NC_P19 NC_P19
NC_N17 NC_N17
NC_M15 NC_M15
NC_L17 NC_L17
NC_L14 NC_L14
NC_K15 NC_K15
NC_J14 NC_J14
NC_J18 NC_J18
NC_J19 NC_J19
NC_J15 NC_J15
NC_K19 NC_K19
NC_J16 NC_J16
NC_H15 NC_H15
NC_L16 NC_L16
NC_P16 NC_P16
NC_M18 NC_M18
NC_L19 NC_L19
NC_L18 NC_L18
NC_K18 NC_K18
NC_J17 NC_J17
NC_K16 NC_K16
NC_C19 NC_C19
NC_D15 NC_D15
NC_G15 NC_G15
NC_C18 NC_C18
NC_A16 NC_A16
NC_B19 NC_B19
NC_A19 NC_A19
NC_D14 NC_D14
NC_E15 NC_E15
NC_B15 NC_B15
NC_B17 NC_B17
NC_C17 NC_C17
NC_C16 NC_C16
NC_G13 NC_G13
NC_E14 NC_E14
NC_H14 NC_H14
NC_G14 NC_G14
NC_C15 NC_C15
NC_A17 NC_A17
NC_G12 NC_G12
NC_F14 NC_F14
NC_F13 NC_F13
NC_E13 NC_E13
NC_B16 NC_B16
NC_A15 NC_A15
NC_C14 NC_C14
NC_A18 NC_A18
NC_A13 NC_A13
NC_F12 NC_F12
NC_A14 NC_A14
NC_G11 NC_G11
NC_C13 NC_C13

```

```

NC_N12 NC_N12
NC_N18 NC_N18
NC_K17 NC_K17
NC_N19 NC_N19
NC_B18 NC_B18
NC_E12 NC_E12
NC_B13 NC_B13
NC_B14 NC_B14
NC_A6 NC_A6

```

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	OF
		6	44

CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG 4 ABCD HEX
	167MHZ	133MHZ	
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	7 OF 44

INTREPID BOOT STRAPS


THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
 2/ D46 - SELPCIISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE



INTREPID BOOT STRAPS

BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	OF
NONE	8	44

D

C

B

A

D


C

B



A

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS



MEM_VREF




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1255	1	BOOTROM, P84	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6459	A
		SHT	OF
		9	44



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	10 OF 44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

FOR RETURN CURRENT


SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	11 OF 44	
NONE			



AGP PULL-UPS/PULL DOWNS

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI PULL-UPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS

AGP I/O REFERENCE

NOTE: Designs using AGP slot should use 52-ohm a resistor here.

SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

Need divider for 3.3V slot!


AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP

AGP INTERFACES


39 24 12	AIRPORT PCI REQ L	AR17	PCI_REQ_0	PCIAD_0	AM10	PCI Ad<0>	9 17 24 26 37 39
17 12	CBUS PCI REQ L	AR16	PCI_REQ_1	PCIAD_1	AR8	PCI Ad<1>	9 17 24 26 37 39
26 12	USB2 PCI REQ L	AT17	PCI_REQ_2	PCIAD_2	AK12	PCI Ad<2>	9 17 24 26 37 39
39 24 12	AIRPORT PCI GNT L	AT16	PCI_GNT_0	PCIAD_3	AJ8	PCI Ad<3>	9 17 24 26 37 39
17 12	CBUS PCI GNT L	AR16	PCI_GNT_1	PCIAD_4	AM10	PCI Ad<4>	9 17 24 26 37 39
26 12	USB2 PCI GNT L	AT17	PCI_GNT_2	PCIAD_5	AT8	PCI Ad<5>	9 17 24 26 37 39
39 24 12	AIRPORT PCI CLK L	AT16	PCI_CLK0	PCIAD_6	AM11	PCI Ad<6>	9 17 24 26 37 39
17 12	CBUS PCI CLK L	AR16	PCI_CLK1	PCIAD_7	AR13	PCI Ad<7>	9 17 24 26 37 39
26 12	USB2 PCI CLK L	AT17	PCI_CLK2	PCIAD_8	AK13	PCI Ad<8>	9 17 24 26 37 39
39 24 12	AIRPORT PCI FB L	AT18	PCI_CLK_OUT	PCIAD_9	AR9	PCI Ad<9>	9 17 24 26 37 39
17 12	CBUS PCI FB L	AR18	PCI_CLK_IN	PCIAD_10	AR10	PCI Ad<10>	9 17 24 26 37 39
26 12	USB2 PCI FB L	AT19	PCI_CLK_OUT	PCIAD_11	AT9	PCI Ad<11>	9 17 24 26 37 39
39 24 12	AIRPORT PCI TRDY L	AJ19	PCI_PAR	PCIAD_12	AR11	PCI Ad<12>	9 17 24 26 37 39
17 12	CBUS PCI TRDY L	AR16	PCI_FRAME	PCIAD_13	AM12	PCI Ad<13>	9 17 24 26 37 39
26 12	USB2 PCI TRDY L	AT17	PCI_TRDY	PCIAD_14	AM12	PCI Ad<14>	9 17 24 26 37 39
39 24 12	AIRPORT PCI IRDY L	AR16	PCI_IRDY	PCIAD_15	AK11	PCI Ad<15>	9 17 24 26 37 39
17 12	CBUS PCI IRDY L	AR16	PCI_STOP	PCIAD_16	AT11	PCI Ad<16>	9 17 24 26 37 39
26 12	USB2 PCI IRDY L	AT17	PCI_STOP	PCIAD_17	AT10	PCI Ad<17>	9 17 24 26 37 39
39 24 12	AIRPORT PCI DEVSEL L	AR17	PCI_DEVSEL	PCIAD_18	AM13	PCI Ad<18>	9 17 24 26 37 39
17 12	CBUS PCI DEVSEL L	AR17	PCI_DEVSEL	PCIAD_19	AM13	PCI Ad<19>	9 17 24 26 37 39
26 12	USB2 PCI DEVSEL L	AT18	PCI_DEVSEL	PCIAD_20	AR12	PCI Ad<20>	9 17 24 26 37 39
39 24 12	AIRPORT PCI CBE<0>	AR14	PCI_CBE_0	PCIAD_21	AJ11	PCI Ad<21>	9 17 24 26 37 39
17 12	CBUS PCI CBE<0>	AR14	PCI_CBE_1	PCIAD_22	AT12	PCI Ad<22>	9 17 24 26 37 39
26 12	USB2 PCI CBE<0>	AT15	PCI_CBE_2	PCIAD_23	AM12	PCI Ad<23>	9 17 24 26 37 39
39 24 12	AIRPORT PCI CBE<1>	AR15	PCI_CBE_3	PCIAD_24	AR13	PCI Ad<24>	9 17 24 26 37 39
17 12	CBUS PCI CBE<1>	AR15	PCI_CBE_3	PCIAD_25	AK15	PCI Ad<25>	9 17 24 26 37 39
26 12	USB2 PCI CBE<1>	AT16	PCI_CBE_3	PCIAD_26	AK15	PCI Ad<26>	9 17 24 26 37 39
39 24 12	AIRPORT PCI CBE<2>	AR15	PCI_CBE_3	PCIAD_27	AN14	PCI Ad<27>	9 17 24 26 37 39
17 12	CBUS PCI CBE<2>	AR15	PCI_CBE_3	PCIAD_28	AT13	PCI Ad<28>	9 17 24 26 37 39
26 12	USB2 PCI CBE<2>	AT16	PCI_CBE_3	PCIAD_29	AK14	PCI Ad<29>	9 17 24 26 37 39
39 24 12	AIRPORT PCI CBE<3>	AJ15	PCI_CBE_3	PCIAD_30	AM15	PCI Ad<30>	9 17 24 26 37 39
17 12	CBUS PCI CBE<3>	AR15	PCI_CBE_3	PCIAD_31	AM15	PCI Ad<31>	9 17 24 26 37 39
26 12	USB2 PCI CBE<3>	AT17	PCI_CBE_3				

AT33	AGP_REQ_L	12 18 37
AM29	AGP_GNT_L	12 18 37
AR19	AGP_Ad<0>	18 37
AM19	AGP_Ad<1>	18 37
AT20	AGP_Ad<2>	18 37
AR20	AGP_Ad<3>	18 37
AT21	AGP_Ad<4>	18 37
AM20	AGP_Ad<5>	18 37
AR21	AGP_Ad<6>	18 37
AGPAD7	AGP_Ad<7>	18 37
AGPAD8	AGP_Ad<8>	18 37
AGPAD9	AGP_Ad<9>	18 37
AGPAD10	AGP_Ad<10>	18 37
AGPAD11	AGP_Ad<11>	18 37
AGPAD12	AGP_Ad<12>	18 37
AGPAD13	AGP_Ad<13>	18 37
AGPAD14	AGP_Ad<14>	18 37
AGPAD15	AGP_Ad<15>	18 37
AGPAD16	AGP_Ad<16>	18 37
AGPAD17	AGP_Ad<17>	18 37
AGPAD18	AGP_Ad<18>	18 37
AGPAD19	AGP_Ad<19>	18 37
AGPAD20	AGP_Ad<20>	18 37
AGPAD21	AGP_Ad<21>	18 37
AGPAD22	AGP_Ad<22>	18 37
AGPAD23	AGP_Ad<23>	18 37
AGPAD24	AGP_Ad<24>	18 37
AGPAD25	AGP_Ad<25>	18 37
AGPAD26	AGP_Ad<26>	18 37
AGPAD27	AGP_Ad<27>	18 37
AGPAD28	AGP_Ad<28>	18 37
AGPAD29	AGP_Ad<29>	18 37
AGPAD30	AGP_Ad<30>	18 37
AGPAD31	AGP_Ad<31>	18 37
AGPCBE_0	AGP_CBE<0>	18 37
AGPCBE_1	AGP_CBE<1>	18 37
AGPCBE_2	AGP_CBE<2>	18 37
AGPCBE_3	AGP_CBE<3>	18 37
AGPPAR	AGP_PAR	18 37
AGPFRAME	AGP_FRAME_L	12 18 37
AGPTRDY	AGP_TRDY_L	12 18 37
AGPIRDY	AGP_IRDY_L	12 18 37
AGPSTOP	AGP_STOP_L	12 18 37
AGPDEVSEL	AGP_DEVSEL_L	12 18 37
AGP_SBA0	AGP_SBA<0>	18 37
AGP_SBA1	AGP_SBA<1>	18 37
AGP_SBA2	AGP_SBA<2>	18 37
AGP_SBA3	AGP_SBA<3>	18 37
AGP_SBA4	AGP_SBA<4>	18 37
AGP_SBA5	AGP_SBA<5>	18 37
AGP_SBA6	AGP_SBA<6>	18 37
AGP_SBA7	AGP_SBA<7>	18 37
AGP_SB_STB_P	AGP_SB_STB	12 18 37
AGP_SB_STB_N	AGP_SB_STB_L	12 18 37
AGP_ST0	AGP_ST<0>	18
AGP_ST1	AGP_ST<1>	18
AGP_ST2	AGP_ST<2>	18
AGP_AD_STB0_P	AGP_AD_STB<0>	12 18 37
AGP_AD_STB0_N	AGP_AD_STB_L<0>	12 18 37
AGP_AD_STB1_P	AGP_AD_STB<1>	12 18 37
AGP_AD_STB1_N	AGP_AD_STB_L<1>	12 18 37
AGPPIPE	AGP_PIPE_L	12
AGPRBF	AGP_RBF_L	12 18 37

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6459	REV.	A
	SCALE	NONE	SHT	12 OF 44		



ENET_TXD SERIES TERMINATION



JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6459	A
		SHT	13 44



USB POWER FAULT SIGNALS

USB PORT ASSIGNMENTS



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6459 REV: A

SCALE: NONE SHEET: 14 OF 44



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 44	A










Intrepid Decoupling




NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	OF
		16	44

PCI1510 PULL-UPS






THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD



0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR



CARDBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	17 OF 44


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	7

D

C

B

A




FOR 2.5 VDDR1
MEMVMODE0=1.8V
MEMVMODE1=GND


FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.8V

27M OSC

(PLACE THE OSCILLATOR AND R1015 AND R1017 CLOSE TO ATI PIN AJ29)



S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT



M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	18 OF 44	
NONE			




M10 CORE PWR/LVDS/TMDS
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	19 OF 44
NONE		




SIL1162 DVI TRANSMITTER



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6459	A
SCALE		SHT 20 OF 44	



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	REV.
NONE	21 OF	44


APPLE COMPUTER INC.

GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V


ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

DVI POWER SWITCH




TMSD FILTERING PLACE CLOSE TO CONNECTOR




LCD INTERFACE

LVDS INTERFACE


INVERTER INTERFACE



S-VIDEO/COMP OUT INTERFACE



LCD POWER SWITCHES



VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	22 44	
NONE			

MLB - ALS SENSOR




LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SWARD

BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)


SLEEP LED




SPIDEY FLEX




KEYBOARD PULLUPS



KB LED DRIVER



LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	23 OF 44

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID




IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN
+5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	24 OF 44	
NONE			

SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER
SND - INTREPID




SERIAL DEBUG INTERFACE




MODEM


SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM




DEBUG POWER BUTTON




DEBUG JUMPERS




FAN CONTROLLER



RIGHT FAN (GPU)




LEFT FAN (CPU)




FAN INTERFACE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



THERM ISOLATION

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER





FAN/MODEM/SOUND/SLEEP LED/DEBUG


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1000	7	RES	RES-402-V2	RESISTOR	0		1/16W	5%	L77, L80, L81, L82, L76, L78, L79	

PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY



SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	REV.
NONE	25 OF 44	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

Y7 LOAD CAPACITANCE IS 16PF

U39
NEC_UPD720101_USB2
FBGA

Low/Full/High Speed (External)
CRITICAL
NEC_USB

Low/Full/High Speed (External)

LEFT PORT
RIGHT PORT

NEED PULL-UP RESISTORS IN CASE USB 1.0 IS USED FOR PORT POWER

PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6459	A
		SHT	26 OF 44



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACE CLOSE TO ETHERNET CONNECTOR

Short shielded RJ-45

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

CRITICAL U49 88E1111 BCC

CRITICAL L34 FERR-EMI-600-OHM

CRITICAL J17 RJ45 RT-TH

CRITICAL T1 XFR-ENET-1000BT

LED LINK10
 LED LINK100
 LED LINK1000
 LED DUPLEX
 LED_RX
 LED_TX

LED LINK10
 LED LINK100
 LED LINK1000
 LED DUPLEX
 LED_RX
 LED_TX

CONFIG0 (000)
 CONFIG1 (000)
 CONFIG2 (111)
 CONFIG3 (110)
 CONFIG4 (111)
 CONFIG5 (101)
 CONFIG6 (000)

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
19780703	19780037	ALTERNATE	Y3	
19780603	19780037	ALTERNATE	Y3	ALT FOR SIWARD

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6459	REV. A
	SCALE NONE	SHEET 27	TOTAL SHEETS 44




DSX STRAP OPTIONS
 0 -> BILINGUAL PORT
 1 -> A-ONLY PORT

FIREWIRE
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	
NONE	28	44

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (FULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	




FIREWIRE PORTS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6459	A
SCALE	SHT	29 OF 44
NONE		







UNDERVOLTAGE RESET CIRCUIT




PMU KEYBOARD RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

A29 DETECT CIRCUIT



PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)

CRITICAL

J18
87438-0833
M-RT-SM


DC INRUSH LIMITER

PLACE U23 NEXT TO R460

U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V


CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF

WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON

RC TIME IS 480K*100UF @ +3V_PMU



BATTERY CONNECTOR

J25
87438-0833
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN

For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{62}) \times (V_{ICTL} / V_{REFIN})$$

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT		
NONE	31 OF		44

D

D

C

C


B

B


A

A


12.8V PBUS SUPPLY



BACKUP BATTERY / USB CONNECTOR



PMU SUPPLY




12.8V REGULATOR


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	REV.	
NONE	32	44	

3.3V/5V MAIN SUPPLY



THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER



VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V 1.30V -> 1.10V

+3V MAIN


VCC
PI3B3257
A1 Q5OP Y1
B1
A2 Y2
B2
A3 Y3
A4
B3
A4
B4
SEL
SEL = 0; Y1=A1
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V, HENCE VOFFSET = 2.0V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR



FMAX CONNECTOR

J5

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3013	1	RESISTOR	R321	?	1_30_VCORE
114S4993	1	RESISTOR	R321	?	1_32_VCORE

OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1


FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PD	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

1.5V/2.5V SWITCHER



CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION
CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	SHT	35 44	
NONE			

	8	7	6	5	4	3	2	1					
DIGITAL SIGNALS	MAXBUS	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM					
		CPU_ADDR<0..31>	5		250.0000	10 MIL SPACING			83 MHZ	5 8			
		CPU_ARTRY_L			250.0000	10 MIL SPACING				5 8			
		CPU_BG_L			250.0000	10 MIL SPACING				5 8			
		CPU_BR_L			250.0000	10 MIL SPACING				5 8			
		CPU_CT_L	5		250.0000					5 8			
		CPU_DATA<0..31>	5		250.0000				83 MHZ	6 8			
		CPU_DATA<32..63>	5		250.0000				83 MHZ	6 8			
		CPU_DBG_L	5		250.0000	10 MIL SPACING				5 8			
		CPU_DTI<0..2>	5		250.0000					5 8			
		CPU_DRDY_I_UF					10 MIL SPACING						
		CPU_DRDY_L			250.0000	10 MIL SPACING				5 8			
		CPU_GBL_L	5		250.0000					5 8			
		CPU_HIT_L			250.0000	10 MIL SPACING				5 8			
		CPU_QACK_L	5		250.0000	10 MIL SPACING				5 8			
		CPU_QREQ_L			250.0000	10 MIL SPACING				5 8			
		CPU_TA_L			250.0000	10 MIL SPACING				5 8			
		CPU_TBST_L	5		250.0000	10 MIL SPACING				5 8			
		CPU_TEA_L			250.0000	10 MIL SPACING				5 8			
		CPU_TS_L			250.0000	10 MIL SPACING				5 8			
CPU_TSI<0..2>	5		250.0000					5 8					
CPU_TT<0..4>	5		250.0000					5 8					
CPU_WT_L	5		250.0000					5 8					
DIGITAL SIGNALS	GROUP 0	MEM_DATA<7..0>	4		200			167 MHZ	9 10				
		RAM_DATA_A<7..0>	4		200			167 MHZ	10 11				
		RAM_DATA_B<7..0>	4		200			167 MHZ	10 11				
		MEM_DQS<0>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	9 10			
		RAM_DQS_A<0>	4		200				167 MHZ	10 11			
		RAM_DQS_B<0>	4		200				167 MHZ	10 11			
		MEM_DQM<0>	4		200				167 MHZ	9 10			
		RAM_DQM_A<0>	4		200				167 MHZ	10 11			
		RAM_DQM_B<0>	4		200				167 MHZ	10 11			
		MEM_DATA<15..8>	4		200				167 MHZ	9 10			
		RAM_DATA_A<15..8>	4		200				167 MHZ	10 11			
		RAM_DATA_B<15..8>	4		200				167 MHZ	10 11			
		MEM_DQS<1>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	9 10			
		RAM_DQS_A<1>	4		200				167 MHZ	10 11			
		RAM_DQS_B<1>	4		200				167 MHZ	10 11			
		MEM_DQM<1>	4		200				167 MHZ	9 10			
		RAM_DQM_A<1>	4		200				167 MHZ	10 11			
		RAM_DQM_B<1>	4		200				167 MHZ	10 11			
		DIGITAL SIGNALS	GROUP 1	MEM_DATA<31..16>	4		200			167 MHZ	9 10		
				RAM_DATA_A<31..16>	4		200			167 MHZ	10 11		
RAM_DATA_B<31..16>	4				200				167 MHZ	10 11			
MEM_DQS<3..2>	4			TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	9 10			
RAM_DQS_A<3..2>	4				200				167 MHZ	10 11			
RAM_DQS_B<3..2>	4				200				167 MHZ	10 11			
MEM_DQM<3..2>	4				200				167 MHZ	9 10			
RAM_DQM_A<3..2>	4				200				167 MHZ	10 11			
RAM_DQM_B<3..2>	4				200				167 MHZ	10 11			
DIGITAL SIGNALS	GROUP 2/3			MEM_DATA<47..32>	4		200			167 MHZ	9 10		
				RAM_DATA_A<47..32>	4		200			167 MHZ	10 11		
				RAM_DATA_B<47..32>	4		200				167 MHZ	10 11	
				MEM_DQS<5..4>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	9 10	
				RAM_DQS_A<5..4>	4		200				167 MHZ	10 11	
				RAM_DQS_B<5..4>	4		200				167 MHZ	10 11	
				MEM_DQM<5..4>	4		200				167 MHZ	9 10	
				RAM_DQM_A<5..4>	4		200				167 MHZ	10 11	
				RAM_DQM_B<5..4>	4		200				167 MHZ	10 11	
				DIGITAL SIGNALS	GROUP 4/5	MEM_DATA<63..56>	4		200			167 MHZ	9 10
						RAM_DATA_A<63..56>	4		200			167 MHZ	10 11
		RAM_DATA_B<63..56>	4				200				167 MHZ	10 11	
		MEM_DQS<7>	4			TOTAL LENGTH CONTROLLED BY SPREADSHEET	200				167 MHZ	9 10	
		RAM_DQS_A<7>	4				200				167 MHZ	10 11	
		RAM_DQS_B<7>	4				200				167 MHZ	10 11	
		MEM_DQM<7>	4				200				167 MHZ	9 10	
		RAM_DQM_A<7>	4				200				167 MHZ	10 11	
		RAM_DQM_B<7>	4				200				167 MHZ	10 11	
		DIGITAL SIGNALS	GROUP 6			MEM_ADDR<12..0>	4		200			83 MHZ	10 11
						RAM_ADDR<12..0>	6		200				9 11
MEM_BA<1..0>	4						200				9 11		
RAM_BA<1..0>	6						200				9 11		
MEM_CS_L<3..0>	4						200				9 11		
RAM_CS_L<3..0>	6						200				9 11		
MEM_CKE<3..0>	4						200				9 11		
RAM_CKE<3..0>	6						200				9 11		
MEM_RAS_L	4						200.0000				9 11		
RAM_RAS_L	6						200.0000				9 11		
MEM_CAS_L	4						200.0000				9 11		
RAM_CAS_L	6				200.0000				9 11				
MEM_WE_L	4				200.0000				9 11				
RAM_WE_L	6				200.0000				9 11				
MEM_MUXSEL_H<1..0>	3				200				9 10				
RAM_MUXSEL_L<1..0>	5				200				9 10				
RAM_MUXSEL_H	5				200				10				
RAM_MUXSEL_L	5				200				10				
DIGITAL SIGNALS	ADDR			MEM_CS_L<3..0>	4		200			83 MHZ	10 11		
				RAM_CS_L<3..0>	6		200				9 11		
		MEM_CKE<3..0>	4		200				9 11				
		RAM_CKE<3..0>	6		200				9 11				
		MEM_RAS_L	4		200.0000				9 11				
		RAM_RAS_L	6		200.0000				9 11				
		MEM_CAS_L	4		200.0000				9 11				
		RAM_CAS_L	6		200.0000				9 11				
		MEM_WE_L	4		200.0000				9 11				
		RAM_WE_L	6		200.0000				9 11				
		MEM_MUXSEL_H<1..0>	3		200				9 10				
		RAM_MUXSEL_L<1..0>	5		200				9 10				
		RAM_MUXSEL_H	5		200				10				
		RAM_MUXSEL_L	5		200				10				
		DIGITAL SIGNALS	CONTROL	MEM_CS_L<3..0>	4		200			83 MHZ	10 11		
				RAM_CS_L<3..0>	6		200				9 11		
				MEM_CKE<3..0>	4		200				9 11		
				RAM_CKE<3..0>	6		200				9 11		
				MEM_RAS_L	4		200.0000				9 11		
				RAM_RAS_L	6		200.0000				9 11		
MEM_CAS_L	4				200.0000				9 11				
RAM_CAS_L	6				200.0000				9 11				
MEM_WE_L	4				200.0000				9 11				
RAM_WE_L	6				200.0000				9 11				
MEM_MUXSEL_H<1..0>	3				200				9 10				
RAM_MUXSEL_L<1..0>	5				200				9 10				
RAM_MUXSEL_H	5				200				10				
RAM_MUXSEL_L	5				200				10				
DIGITAL SIGNALS	INTREPID CLOCKS			SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM			
				SYNCLK_CPU_UF								8	
				SYNCLK_CPU	4		200.0000		10 MIL SPACING			5 8	
				INT_CPUFB_OUT	3				10 MIL SPACING			8	
				INT_CPUFB_OUT_SHORT	3				10 MIL SPACING			8	
				INT_CPUFB_OUT_NORM	3				10 MIL SPACING			8	
		INT_CPUFB_IN_NORM	3				10 MIL SPACING			8			
		INT_CPUFB_LONG	3				10 MIL SPACING			8			
		INT_CPUFB_IN	3				10 MIL SPACING			8			
		INT_CPUFB_IN			200.0000					8			
		SYNCLK_DDRCLK_A0_I_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_A0_I_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_A1_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_A1_I_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_B0_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_B0_I_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_B1_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_B1_I_UF	3		200.0000		10 MIL SPACING			9			
		SYNCLK_DDRCLK_A0		DDRCLK_A0	200.0000		10 MIL SPACING			9 11			
		SYNCLK_DDRCLK_A0_L		DDRCLK_A0	200.0000		10 MIL SPACING			9 11			
SYNCLK_DDRCLK_A1		DDRCLK_A1	200.0000		10 MIL SPACING			9 11					
SYNCLK_DDRCLK_A1_L		DDRCLK_A1	200.0000		10 MIL SPACING			9 11					
SYNCLK_DDRCLK_B0		DDRCLK_B0	200.0000		10 MIL SPACING			9 11					
SYNCLK_DDRCLK_B0_L		DDRCLK_B0	200.0000		10 MIL SPACING			9 11					
SYNCLK_DDRCLK_B1		DDRCLK_B1	200.0000		10 MIL SPACING			9 11					
SYNCLK_DDRCLK_B1_L		DDRCLK_B1	200.0000		10 MIL SPACING			9 11					
INT_REF_CLK_OUT	3		200.0000		10 MIL SPACING			14					
INT_REF_CLK_IN			200.0000		10 MIL SPACING			14					
CLK66M_GPU_AGP_UF			200.0000		10 MIL SPACING			12					
CLK66M_GPU_AGP	4		200.0000		10 MIL SPACING			12 18					
INT_AGP_FB_OUT			200.0000		10 MIL SPACING			12					
INT_AGP_FB_IN	4		200.0000		10 MIL SPACING			12					
CLK33M_CBUS_UF			200.0000		10 MIL SPACING			12					
CLK33M_CBUS		SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000		10 MIL SPACING			12 17					
CLK33M_AIRPORT_UF			200.0000		10 MIL SPACING			12					
CLK33M_AIRPORT		SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000		10 MIL SPACING			12 24 39					
CLK33M_USB2_UF			200.0000		10 MIL SPACING			12					
CLK33M_USB2		SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000		10 MIL SPACING			12 26					
INT_PCI_FB_OUT			200.0000		10 MIL SPACING			12					
INT_PCI_FB_IN	3		200.0000		10 MIL SPACING			12					
DIGITAL SIGNALS	MAP31	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM					
		GPU_CLK27M_OUT					10 MIL SPACING						
		GPU_CLK27M_UF					10 MIL SPACING						
		GPU_SSCLK_UF					10 MIL SPACING						
		GPU_SSCLK_IN					10 MIL SPACING						
		GPU_FBCLK0					10 MIL SPACING						

8								7				6				5				4				3				2				1								
D	Digital Signals (cont'd)	AGP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM																														
		AGP BYTES 0-1	AGP_AD<15..0>		5	100					66 MHz																													
		C	ULTRA ATA-100		PCI_AD<31..0>					MIN_DAISSY_CHAIN		33 MHz																												
					PCI_CB<3..0>					MIN_DAISSY_CHAIN		33 MHz																												
					PCI_FRAME_L						MIN_DAISSY_CHAIN																													
					PCI_IRDY_L						MIN_DAISSY_CHAIN																													
					PCI_TRDY_L						MIN_DAISSY_CHAIN																													
					PCI_DEVSEL_L						MIN_DAISSY_CHAIN																													
					PCI_STOP_L						MIN_DAISSY_CHAIN																													
					PCI_PAR						MIN_DAISSY_CHAIN																													

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS	
ETHERNET	MDI M<0>	ENET_MDIO				
	MDI P<0>	ENET_MDIO				
	MDI M<1>	ENET_MD1		SPACING DELETED BECAUSE OF PHYSICAL CONSTRAINTS AROUND MARVELL PHY		
	MDI P<1>	ENET_MD1				
	MDI M<2>	ENET_MD12				
	MDI P<2>	ENET_MD12				
	MDI M<3>	ENET_MD13				
	MDI P<3>	ENET_MD13				
	FIREWIRE	RJ45 DN<0>	RJ45_DP0		10 MIL SPACING	
		RJ45 DP<0>	RJ45_DP0		10 MIL SPACING	
		RJ45 DN<1>	RJ45_DP1		10 MIL SPACING	
		RJ45 DP<1>	RJ45_DP1		10 MIL SPACING	
		RJ45 DN<2>	RJ45_DP2		10 MIL SPACING	
		RJ45 DP<2>	RJ45_DP2		10 MIL SPACING	
		RJ45 DN<3>	RJ45_DP3		10 MIL SPACING	
		RJ45 DP<3>	RJ45_DP3		10 MIL SPACING	
		FW TPAON	FW_TPA0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPAOP	FW_TPA0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPBON	FW_TPB0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPBOP	FW_TPB0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPION	FW_TPI0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPIOP	FW_TPI0		MIN LINE WIDTH=3.4 MIL SPACING	
		FW TPOON	FW_TPO0		MIN LINE WIDTH=3.4 MIL SPACING	
	FW TPOOP	FW_TPO0		MIN LINE WIDTH=3.4 MIL SPACING		
	FW TPA1N	FW_TPA1		500.0000 MIN LINE WIDTH=3.4 MIL SPACING		
FW TPA1P	FW_TPA1		500.0000 MIN LINE WIDTH=3.4 MIL SPACING			
FW TPB1N	FW_TPB1		500.0000 MIN LINE WIDTH=3.4 MIL SPACING			
FW TPB1P	FW_TPB1		500.0000 MIN LINE WIDTH=3.4 MIL SPACING			
FW TPI1N	FW_TPI1		MIN LINE WIDTH=3.4 MIL SPACING			
FW TPI1P	FW_TPI1		MIN LINE WIDTH=3.4 MIL SPACING			
FW TPO1N	FW_TPO1		MIN LINE WIDTH=3.4 MIL SPACING			
FW TPO1P	FW_TPO1		MIN LINE WIDTH=3.4 MIL SPACING			
LVDS LOWER	CLKLVDS LN	CLKLVDS_L		10 MIL SPACING	4	
	CLKLVDS LP	CLKLVDS_L		10 MIL SPACING	4	
	LVDS L0N	LVDS_L0		10 MIL SPACING		
	LVDS L0P	LVDS_L0		10 MIL SPACING		
	LVDS L1N	LVDS_L1		10 MIL SPACING		
	LVDS L1P	LVDS_L1		10 MIL SPACING		
	LVDS L2N	LVDS_L2		10 MIL SPACING		
	LVDS L2P	LVDS_L2		10 MIL SPACING		
	CLKLVDS UN	CLKLVDS_U		10 MIL SPACING	4	
	CLKLVDS UP	CLKLVDS_U		10 MIL SPACING	4	
	LVDS U0N	LVDS_U0		10 MIL SPACING		
	LVDS U0P	LVDS_U0		10 MIL SPACING		
	LVDS U1N	LVDS_U1		10 MIL SPACING		
	LVDS U1P	LVDS_U1		10 MIL SPACING		
	LVDS U2N	LVDS_U2		10 MIL SPACING		
LVDS U2P	LVDS_U2		10 MIL SPACING			
UPPER	TMDS_CONN_CLKN	CLKCONN_TMDS		10 MIL SPACING	4	
	TMDS_CONN_CLKP	CLKCONN_TMDS		10 MIL SPACING	4	
	TMDS_CLKN	CLKTMDS		10 MIL SPACING	4	
	TMDS_CLKP	CLKTMDS		10 MIL SPACING	4	
	TMDS_DN<0>	TMDS_D0		10 MIL SPACING		
	TMDS_DP<0>	TMDS_D0		10 MIL SPACING		
	TMDS_DN<1>	TMDS_D1		10 MIL SPACING		
	TMDS_DP<1>	TMDS_D1		10 MIL SPACING		
	TMDS_DN<2>	TMDS_D2		10 MIL SPACING		
	TMDS_DP<2>	TMDS_D2		10 MIL SPACING		
	NEC_USB_DAM	NEC_USB_DA		MIN LINE WIDTH=5 MIL SPACING		
	NEC_USB_DAP	NEC_USB_DA		MIN LINE WIDTH=5 MIL SPACING		
	USB_DEM	USB_DE		5 MIL SPACING		
	USB_DEP	USB_DE		5 MIL SPACING		
	NEC_USB_DBM	NEC_USB_DB		MIN LINE WIDTH=5 MIL SPACING		
NEC_USB_DBP	NEC_USB_DB		MIN LINE WIDTH=5 MIL SPACING			
USB_DPM	USB_DE		5 MIL SPACING			
USB_DFP	USB_DE		5 MIL SPACING			
BT_USB_DM	BT_USB_D		5 MIL SPACING			
BT_USB_DP	BT_USB_D		5 MIL SPACING			
NEC_USB_RSDP1	NEC_USB_RSD1		MIN LINE WIDTH=5 MIL SPACING			
NEC_USB_RSDP2	NEC_USB_RSD1		MIN LINE WIDTH=5 MIL SPACING			
NEC_USB_RSDM1	NEC_USB_RSD1		MIN LINE WIDTH=5 MIL SPACING			
NEC_USB_RSDM2	NEC_USB_RSD1		MIN LINE WIDTH=5 MIL SPACING			
NEC_USB_RSDP2	NEC_USB_RSD2		MIN LINE WIDTH=5 MIL SPACING			
MODEM_USB_DM	MODEM_USB_D		5 MIL SPACING			
MODEM_USB_DP	MODEM_USB_D		5 MIL SPACING			
LEFT_USB_DM	LEFT_USB		MIN LINE WIDTH=5 MIL SPACING			
LEFT_USB_DP	LEFT_USB		MIN LINE WIDTH=5 MIL SPACING			
RIGHT_USB_DM	RIGHT_USB		MIN LINE WIDTH=5 MIL SPACING			
RIGHT_USB_DP	RIGHT_USB		MIN LINE WIDTH=5 MIL SPACING			
POWER SUPPLIES	1772_CSSN	1772_CSS				
	1772_CSSP	1772_CSS				
	1772_CSIN	1772_CSI				
	1772_CSIP	1772_CSI				
	3V_SNSM	3V_SNS				
	3V_SNSP	3V_SNS				
	5V_SNSM	5V_SNS				
	5V_SNSP	5V_SNS				
THERMOSTAT	THERM1_DM	THERM1				
	THERM1_DP	THERM1				
	THERM2_DM	THERM2				
	THERM2_DP	THERM2				
	THERM1_M_DM	THERM1_MAIN				
	THERM1_M_DP	THERM1_MAIN				
	THERM2_M_DM	THERM2_MAIN				
	THERM2_M_DP	THERM2_MAIN				
THERM1_A_DM	THERM1_ALT					
THERM1_A_DP	THERM1_ALT					
THERM2_A_DM	THERM2_ALT					
THERM2_A_DP	THERM2_ALT					

INTERNAL LAYER

ER = 4.3 (DIELECTRIC CONSTANT)

W = 4MIL (TRACE WIDTH)

B = 12.2MIL (DIST BETW 2 GND PLANES)

T = 0.7MIL (TRACE THICKNESS)

S = 10MIL (SEPERATION OF DIFF TRACES)

ZSINGLE = 51.570HM

ZDIFF = 99.80HM

FOR FIREWIRE

ER = 4.3 (DIELECTRIC CONSTANT)

W = 3.4MIL (TRACE WIDTH)

B = 12.2MIL (DIST BETW 2 GND PLANES)

T = 0.7MIL (TRACE THICKNESS)

S = 10MIL (SEPERATION OF DIFF TRACES)

ZSINGLE = 53.370HM

ZDIFF = 107.170HM

INTERNAL LAYER (USB1.1/USB 2.0)

ER = 4.3 (DIELECTRIC CONSTANT)

W = 4MIL(USB 1.1)/ 5MIL(USB 2.0) (TRACE WIDTH)

B = 12.2MIL (DIST BETW 2 GND PLANES)

T = 0.7MIL (TRACE THICKNESS)

S = 5MIL (USB 1.1) (SEPERATION OF DIFF TRACES)

S = 10MIL (USB 2.0) (SEPERATION OF DIFF TRACES)

ZSINGLE = 51.50HM (USB 1.1)/ 46.20HM (USB 2.0)

ZDIFF = 89.30HM (USB 1.1)/ 89.40HM (USB 2.0)

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6459	A
SCALE	NONE	SHT	37 OF 44

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10		
1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10			
1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10			
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10		
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10		
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		
+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10			
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10		
TRACKPAD	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10		
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10		
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25		
	KB LED	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	
KBD_LED2_OUT		VOLTAGE=0V	MIN_LINE_WIDTH=10		
FAN GND	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15	
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15	
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND	
INVERTER	CHGND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1
	CHGND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2
TRACKPAD	CHGND3	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3
LVD5	CHGND4	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4
I/O AREA	CHGND5	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5
I/O AREA	CHGND6	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6
ENET_CTAP_CHGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12		

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	
	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	
UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8		
CARDBUS	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	+GPU_MEM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_VDDDI	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNL1LL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
SILICON IMIAGE	+3V_SI_PLLVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+3V_SI_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+3V_SI_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_VPO	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD_FX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.95V_FW_PL15VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_NEV_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	
+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	
FW	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12
USB 2.0	INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SSCG	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10
5V_SW		VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
5V_RSNS		VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
CONTROL	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1.5V_ILIM		MIN_LINE_WIDTH=8	
	2.5V_ILIM		MIN_LINE_WIDTH=8	
	MAX1715_TON		MIN_LINE_WIDTH=8	
	MAX1715_SKIP		MIN_LINE_WIDTH=8	
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20
VCORE_LX		VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
VCORE_DH		VOLTAGE=2.0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_DL		VOLTAGE=2.0V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
VCORE_BOOST		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
VCORE_BST		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
VCORE_ILIM			MIN_LINE_WIDTH=8	
VCORE_REF			MIN_LINE_WIDTH=8	
VCORE_TON		VOLTAGE=5V	MIN_LINE_WIDTH=8	
VCORE_CC			MIN_LINE_WIDTH=8	
VCORE_FB		VOLTAGE=1.4V	MIN_LINE_WIDTH=8	
VCORE_TIME			MIN_LINE_WIDTH=8	
VCORE_VGATE			MIN_LINE_WIDTH=8	
VCORE_GND		VOLTAGE=0V	MIN_LINE_WIDTH=30	
VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8		
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	1778_TG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	1778_BG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
1778_I0N		MIN_LINE_WIDTH=8		
1778_I1H		MIN_LINE_WIDTH=8		
1778_I1H_RC		MIN_LINE_WIDTH=8		
1.5V_2.5V_OK		MIN_LINE_WIDTH=8		
1778_VFB		MIN_LINE_WIDTH=8		
1778_FCB		MIN_LINE_WIDTH=8		
1778_VRNG		MIN_LINE_WIDTH=8		
LTC3411	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
	1.8V_VFB		MIN_LINE_WIDTH=8	
LTC3411_I1H_RC		MIN_LINE_WIDTH=8		
LTC3411_I1H		MIN_LINE_WIDTH=8		
LTC3411_SYNC		MIN_LINE_WIDTH=8		
LTC3411_SHDN		MIN_LINE_WIDTH=8		
LTC1962 INT PLLS	LTC1962_INT_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_I3_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_I3_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	LTC1962_I1V5_VIN		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
LTC1962_I1V5_VOUT		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	DRAWING NUMBER	REV.

REVISION HISTORY

REV 0.01 - 03/06/2003


3/3
 1) Initial check-in of Enterprise schematic after conversion to Concept 1.2
 3/10
 2) added 8 new 10uF vcore caps
 3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs
 4) added 8 more 0.1uF vcore bypass caps
 3/11
 5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000)
 6) updated firmware to phy to rev A prt number
 7) changed uvc PLL config to 1083/833
 8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L
 9) changed C550 to 13880536 to limit AVL
 10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing
 11) changed stuffing to set Vcore offset to 0mV by default
 12) changed comments to eliminate references to L3 in power supply section
 3/18
 13) changed stuffing options for GPU PCI ID to 0x319
 14) changed R164 (DAC1RSET) to 107 ohm pulldown
 15) added 10K pulldown to U43 pin A21
 16) changed fan controller to AD7460
 3/19
 17) added pads for 0.1uF cap from +Adaptor to digital gnd for EMC
 18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC
 19) corrected path to correct for last checkin
 20) removed BOM table for MAP31
 21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO FRERFAR FOR CONSTRAINT BACK ANNOTATION
 22) CHANGED CHGND ON R612 TO CHGND
 23) ***BOARD RENUMBERED***
 3/28
 24) integrated M10 pages from Q16 schematic and renumbered them
 4/10
 25) updated physical constraints for M10 power nets
 26) added DF7 for M10 power sequencing
 27) added RP27, RP28, RP32, and RP57 for TMSDS series termination
 28) update PLL CFG high 0010 1.25GHz low 1011 833MHz
 29) update sscg/nosschg stuffing option on intrepid boot straps
 30) removed D31 between +Batt and 24V Pbus
 31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case
 32) change intrepid PLL LDO stuffing back to 1.8V main
 33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config
 34) change I2C pullups (R29 and R102) to 1K
 35) changed bootrom part number to 341S1255
 4/18
 36) changed C756 to 12880025 (Sanyo only 6.3V 330uF)
 37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads)
 38) changed Vcore inductor (L36) to molded core part (152S0125)
 39) changed Pbus inductor (L37) to molded core part (152S0126)
 40) added separate 1.8V_GPU_TPVRD filter and LDO (U54)
 4/21
 41) replace discrete LCL with single chip LCL filters (155S0154) for VGA (L , L , and L)
 42) add 165 ohm chokes on TMSDS data pairs at connector (L , L , and L)
 43) move BSI to bottom side
 44) move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2
 45) added trace from Vcore to fan controller ADC input
 46) added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot
 47) added FET (Q79) for +3V_Sleep for M10 power sequencing
 4/27
 48) changed TMSDS data chokes to 90 ohm (155S0128)
 49) changed C762 and C766 to 4.7uF 1206 caps
 50) changed TMSDS data chokes to 90 ohms (155S0128)
 51) changed C762 and C766 to 4.7uF 1206
 52) changed Q51 to Si7860DP (376S0119)
 53) changed Q48 to Si7892DP (376S0120)
 54) changed D24 to B340LB (371S0132)
 55) changed L30 to 2.2uH Tokin inductor (152S0139)
 56) added Q58, R307, and C515 for GPU Vcore control inverter
 57) changed R416 to 2.2ohms
 58) changed R364 to 102K
 59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff)
 60) changed D18 to 1N914
 61) changed L38 and L41 to 4.7uH (152S0137)
 62) added Q81, R308, R309, and R310 for power sequencing (no stuff)
 63) changed Q49 and Q50 to Si7860DP (376S0119)
 64) changed L36 to 1.2uH 18.3k (152S0125)
 65) added R331 1mohm sense resistor to CPU Vcore
 66) added C885 and C884 , 1000uF CPU Vcore output caps
 67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing
 68) added Q83 and 100K R608 for 1.8V sequencing
 69) added 15.4K R616 and 10K R672 to 2.5V switcher feedback divider
 70) changed pinout of sound connector for sousaphone
 71) removed Q44 (5V sound sleep fet)
 72) changed Q31 to invert headphone Mute to sousaphone
 4/28
 73) changed CPU VCORE_SLEEP location back to across bypass caps to correct after adding reference resistor
 74) changed D5 to schottky diode (MBRO540)
 75) fixed unnamed net (LTC3411_SHDN_SEQ)
 76) changed drain/source polarity of Q76 (FET from +BATT to Pbus)
 4/28
 77) moved XW15 to connect to CPU_VCORE_SLEEP_UF (before positioning resistor)
 78) changed Fan control nets to FanL and FanR from Fan1 and Fan2
 79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU)
 80) updated power constraints with new fan net names
 4/28
 81) change Q58 on pg19 to Q80 to consolidate parts
 82) CHANGED U55 TO MM1571J FOR COST SAVINGS
 83) changed L72,L73,L74 to 90 ohm ferrites
 84) added 10K pullup to +5V_MAIN to SND_HP_MUTE
 85) repinout Sousaphone connector
 86) remove redundant pullups on FANL_TACH and FANR_TACH
 87) added TP to all NC on NEC USB2 part for NAND tree testing
 88) added NEC_USB_bomoption to 0 ohm resistor on NEC_AVSS_F
 4/30
 89) repinout Sousaphone connector (J12)
 90) no stuff R322 to eliminate 3V_sleep pump up
 91) updated various text notes with correct reference designators
 5/1
 92) change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A
 93) remove FANR_TACH functional test point
 94) add CHGND4 and SLEEP_LED functional test points
 95) swap INT_AUDIO_TO_SND and SND_TO_AUDIO on Sousaphone connector (J12)
 *** rev 01 released for EVT ***
 5/6
 96) remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode)
 97) change R337 to 470K and remove NO Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V
 98) change R321 to 499ohm to set 5mV Vcore offset
 99) change L72,L73,L74 to 155S0165 (D part for EVT only)
 *** rev 02 released for EVT ***
 5/7
 100) no stuff Q79 to disable 3V_SLEEP sequencing to work around wake from sleep bug with M10
 101) added BOM table to define correct part number for M10 without heatspreader (338S0133)
 *** rev 03 released for EVT ***

5/22
 102) fixed NO STUFF BOM option for R291
 103) add NO STUFF to R223 to correct startup level of GPU_VCORE_CNTL
 104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix
 105) changed R376 to 158K and R321 to 2.74K to set CPU_VCORE offset to 35mV
 *** rev 04 released for EVT ***
 5/19/03
 106) changed both AGP_NV_INT_L and AGP_ATI_INT_L to AGP_INT_L
 107) removed redundant 3V_GPU pullup R687 (Intrepid side AGP_INT_L pullup)
 108) added R699,R701,R707,R708 as 10K pulldowns to Intrepid USB ports A and C when NEC_USB is stuffed
 109) changed SND_HP_MUTE_INV gate/inversion FETS to pullup to +3V_MAIN
 110) added R711 as pullup to +3V_GPU on AUXWIN signal from M10 (U44)
 111) added R698 as 0 ohm jumper between FW_PHY_PD and Intrepid
 112) added U56, U57, R718,R714 for VGA Hsync and VGA Vsync buffering
 113) changed L72,L73,L74 to 155S0164 (new high speed part)
 114) added NO STUFF BOM option to R223 to correct for sense of GPU_VCORE_CNTL
 115) added NO STUFF BOM option to R300 to avoid sleep wake problem
 6/3/03
 116) Integrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142)
 117) changed 2.5V_SLEEP_FET (U48) and 1.8V_SLEEP_FET (U6) to higher current part (S16467BDQ - 376S0161)
 118) added 10K pulldown (R720) on FW_PHY_PD_INT for when R698 is removed
 119) changed R728 and R729 to 1210 0ohm resistors to support switching the entire memory bus between 1.8V and 2.5V
 120) added R721 as jumper between +2.5V_SLEEP and +2.5V_GPU
 6/4/03
 121) NO STUFF R631 to remove MAIN_RESET_L from clock slewing chip
 122) changed FWB connector to new part with extra ground tabs (514S0059)
 6/5/03
 123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors)
 124) added CRITICAL flag to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (U48)
 125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12)
 126) added LC filter on SND_SYNC for EMI (L77 and C895)
 127) added LC filter on SND_CLKOUT for EMI (L80 and C899)
 128) added LC filter on INT_AUDIO_TO_SND for EMI (L81 and C896)
 129) added LC filter on SND_TO_AUDIO for EMI (L82 and C897)
 130) added RP37 filter on SND_AHP_MUTE for EMI (L76 and C898)
 131) added LC filter on SND_HW_RESET_L for EMI (L78 and C900)
 132) added LC filter on SND_SCLK for EMI (L79 and C901)
 133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser
 134) removed R331 (CPU Vcore positioning resistor)
 135) changed C728,C729,C730,C731,C732,C733,C734,C734,C884,C885 to 220uF Rubycon caps (128S0024)
 136) add Vcore offset change circuit to modify offset in low (Q86,R805,R806,R807,R808,R809)
 137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V_5V_ON before switching RUN/SS
 6/6/03
 138) rotated J26 (FW B connector)
 139) changed D29 to B340B (3A part - 371S0159)
 6/9/03
 140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE_GND_SNS
 141) added double inverter to buffer THERM_L_OC (added Q87,R811,R812)
 142) removed redundant pullup on THERM_L_OC (R780)
 6/9/03
 143) added cap on gate of the second FET in Q87 for possible turn on delay (C903)
 144) changed inner shield of FWB connector J26 to connect to chassis gnd
 145) changed R336 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V
 146) changed R321 to 2.49K to set Vcore offset to +25mV
 147) added 10 ohm resistor (R814) and uF cap (C904) to filter power to ADT7460 (Gary Leo)
 6/10/03
 148) changed R612 to 10K to prevent UIDE_DMACK from floating
 149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMSDS common-mode termination)
 150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMSDS common-mode termination)
 151) changed RP27,RP32,RP28,RP57 to 10ohm (TMSDS series termination)
 *** released for EVT2 6/10/03 ***
 6/13/03
 152) fixed NO STUFF on R291
 153) removed NO STUFF from C90,C88,C81,C89,C82,C102,C79,C87 (TMSDS common-mode termination)
 154) removed NO STUFF from R638 (pullup on slewing chip FSEL)
 155) removed NO STUFF from C903 (cap on input to second part of THERM_OC_L buffer)
 156) CHANGED R321 TO 1K FOR VCORE OFFSET OF 12MV (VCORE = 1.30V -30MV/+100MV)
 *** released for EVT2 6/13/03 ***
 6/18/03
 157) changed R228 to pullup to 1.8V for DVO interface compatability
 158) added R234 and INT_TMSDS option to maintain internal TMSDS capability
 159) changed L30 to 3 pin symbol
 160) added U5 to use as external TMSDS transmitter (DVI)
 161) added R41 to create +3V_GPU_SI power for SILL162 (U5)
 162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5)
 163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5)
 164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5)
 165) added R235 and R237 as options for MAIN_RESET_L to U5
 166) added R231, R232, and C284 for Vref for U5
 167) added R66, R99, R202, R22, R24, R88, R110, R223 as straps for U5
 168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMSDS output
 169) added L16, C304, C327, C647 for filtering GPU_VDDR4
 170) added R255 and R251 to strap GPU_DVDDMODE correctly for 1.8V DVO
 171) added R268 to connect L16 to +3V_GPU_FLT when not using SILL162
 172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs
 6/19/03
 173) changed GPU MEM_IO to +GPU_MEM to connect ATI Vref for correct memory voltage
 174) swapped TMSDS_CLK and CLKP on RP57 and RP58 for layout
 175) swapped DN<0> and DP<0> on RP27 for layout
 176) corrected un-named nets in TMSDS common-mode filters
 177) added physical constraints for new Silicon Image power rails
 178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 TO 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY)
 6/23/03
 179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem
 180) changed C890 to 100pF for improved transient response (Takashi)
 181) removed bypass traces on FWB chokes and stuffed L70 and L71
 182) CHANGED R491 TO 52.3K 1%, R475 TO 127K 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT
 added R331 as CPU Vcore sense resistor (1 mohm 1% 2512)
 183) NO STUFF'ed C651 and C678
 184) added C688,C690,C846,C905 for thermal pair filtering at fan controller
 185) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed)
 186) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed)
 187) changed R517 to 100K
 188) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE_GNDSNS)
 189) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed)
 6/24/03
 190) added C908 to prevent gate shoot-thru on Q56
 191) added R279 to power TMSDS PLL from LVDS filter when using external TMSDS transmitter
 192) changed R325 to 470K to set the low Vcore to 1.10V
 193) stuffed Vcore offset switch (R807,R805,R809,Q86)
 194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV
 195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV
 6/25/03
 196) rotated L70 and L71 for layout (PCB symbol problem)
 197) changed Q53,Q54,Q55 to IRF7832 (376S0148) for better thermal performance
 198) NO STUFF'ed C908 (Q56 gate shoot-thru cap)
 *** released for DVT 6/26/03 ***

7/2/03
 199) CHANGED J9 (CARBUS) TO 516S0141 (NEW PIN PLATING SPEC)
 200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC)
 201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
 202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
 203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC)
 204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC)
 205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79
 7/9/03
 207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55
 208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18
 209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID)
 210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET)
 211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2)
 212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMU)
 213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU)
 7/22/03
 214) ADDED 1_32V_VCORE AND 1_30V_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS
 215) UPDATED CAF MATERIAL TYPES
 216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10)
 7/28/03
 217) CHANGED TMSDS TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR
 218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS
 *** RELEASED FOR PRODUCTION 7/28/03 ***

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	SHT	
	D	051-6459	A
	NONE	40	44



A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

