

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
B		293301	PRODUCTION RELEASED	09/11/03	?


PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
4	PCB NOTES AND HOLES	25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
5	MPC7450 MAXBUS INTERFACE	26	USB 2.0
6	MPC7450 DATA	27	MARVELL GIGABIT ETHERNET PHY
7	CPU PLL AND CONFIGURATION STRAPS	28	FIREWIRE A/B PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	PMU (POWER MANAGEMENT UNIT)
10	DDR MEMORY MUXES	31	BATTERY CHARGER AND CONNECTOR
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
12	INTREPID AGP 4X/PCI	33	3.3V / 5V SYSTEM POWER SUPPLIES
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	CPU CORE VOLTAGE POWER SUPPLY
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG	35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
15	INTREPID POWER RAILS	36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
18	M10 AGP & CLOCKS	39	FUNCTIONAL TEST POINTS
19	M10 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	REVISION HISTORY (1 OF 1)
20	SIL1162 TMDS TRANSMITTER	41-42	SIGNAL NAMES
21	M10 ANALOG, POWER, GND	43-44	COMPONENT LOCATIONS


# SCHEM, MLB, PB17 "

09/04/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
NO_4XVCORE	✓	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6531	1	SCHEM,MLB,PB17 INCH	SCH1	
820-1524	1	PCBF,MLB,PB17 INCH	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
xx : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
x.xx : _____	_____	ENG APPD	MFG APPD		
x.xxx : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, MLB, PB17 INCH
				DRAWING NUMBER	REV. B
				051-6531	
				SHT 1 OF 44	




**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6531	B
SCALE		SHT	OF
NONE		2	44

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	3 OF 44

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 12  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


## BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

## BOARD HOLES


### ASICS HEATSINK MOUNTS




### CHASSIS MOUNTS




### INVERTER




### SPEAKER CLIPS



### CONDUCTIVE MOUNTS




## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	4 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782733	1	IC, APOLLO7, 1.X, 1.3GHZ, 1.XV CORE, 85C	U43	CRITICAL	1_30_VCORE
33782807	1	IC, APOLLO7, 1.X, 1.3GHZ, 1.32V VCORE, 85C	U43	CRITICAL	1_32_VCORE

OMIT  
**U43**  
**800MHZ**  
**APOLLO\_MPC7445\_360**  
**BGA**  
 (1 OF 3)  
**MPC7447**

## MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6531</b>	REV. <b>B</b>
	SCALE NONE	SHEET <b>5</b>	OF <b>44</b>

8

7

6

5

4

3

2

1

BOOT BANGER - LMU PERFORMS THIS FUNCTION IF NEEDED  
SEE PAGE 22

```

36 CPU_DATA<0> R15 D0
36 CPU_DATA<1> W15 D1
36 CPU_DATA<2> T14 D2
36 CPU_DATA<3> V16 D3
36 CPU_DATA<4> W16 D4
36 CPU_DATA<5> T15 D5
36 CPU_DATA<6> U15 D6
36 CPU_DATA<7> P14 D7
36 CPU_DATA<8> V13 D8
36 CPU_DATA<9> W13 D9
36 CPU_DATA<10> T13 D10
36 CPU_DATA<11> P13 D11
36 CPU_DATA<12> U14 D12
36 CPU_DATA<13> W14 D13
36 CPU_DATA<14> R12 D14
36 CPU_DATA<15> T12 D15
36 CPU_DATA<16> W12 D16
36 CPU_DATA<17> V12 D17
36 CPU_DATA<18> N11 D18
36 CPU_DATA<19> N10 D19
36 CPU_DATA<20> R11 D20
36 CPU_DATA<21> U11 D21
36 CPU_DATA<22> W11 D22
36 CPU_DATA<23> T11 D23
36 CPU_DATA<24> R10 D24
36 CPU_DATA<25> N9 D25
36 CPU_DATA<26> P10 D26
36 CPU_DATA<27> U10 D27
36 CPU_DATA<28> R9 D28
36 CPU_DATA<29> W10 D29
36 CPU_DATA<30> U9 D30
36 CPU_DATA<31> V9 D31
36 CPU_DATA<32> W5 D32
36 CPU_DATA<33> U6 D33
36 CPU_DATA<34> T5 D34
36 CPU_DATA<35> U5 D35
36 CPU_DATA<36> W7 D36
36 CPU_DATA<37> R6 D37
36 CPU_DATA<38> P7 D38
36 CPU_DATA<39> V6 D39
36 CPU_DATA<40> P17 D40
36 CPU_DATA<41> R19 D41
36 CPU_DATA<42> V18 D42
36 CPU_DATA<43> R18 D43
36 CPU_DATA<44> V19 D44
36 CPU_DATA<45> T19 D45
36 CPU_DATA<46> U19 D46
36 CPU_DATA<47> W19 D47
36 CPU_DATA<48> U18 D48
36 CPU_DATA<49> W17 D49
36 CPU_DATA<50> W18 D50
36 CPU_DATA<51> T16 D51
36 CPU_DATA<52> T18 D52
36 CPU_DATA<53> T17 D53
36 CPU_DATA<54> W3 D54
36 CPU_DATA<55> V17 D55
36 CPU_DATA<56> U4 D56
36 CPU_DATA<57> U8 D57
36 CPU_DATA<58> U7 D58
36 CPU_DATA<59> R7 D59
36 CPU_DATA<60> P6 D60
36 CPU_DATA<61> R8 D61
36 CPU_DATA<62> W8 D62
36 CPU_DATA<63> T8 D63

```

OMIT  
U43  
800MHZ  
BGA  
(2 OF 3)

APOLLO\_MPC7445\_360

```

NC_T3 DP0
NC_W4 DP1
NC_T4 DP2
NC_W9 DP3
NC_M6 DP4
NC_V3 DP5
NC_N8 DP6
NC_W6 DP7

```

```

NC_F18 NC_F18
NC_F17 NC_F17
NC_F19 NC_F19
NC_H19 NC_H19
NC_H18 NC_H18
NC_H17 NC_H17
NC_H16 NC_H16
NC_E19 NC_E19
NC_D18 NC_D18
NC_F16 NC_F16
NC_G16 NC_G16
NC_D19 NC_D19
NC_F15 NC_F15
NC_G19 NC_G19
NC_E16 NC_E16
NC_D17 NC_D17
NC_D16 NC_D16

```

OMIT  
U43  
800MHZ  
BGA  
(3 OF 3)

APOLLO\_MPC7445\_360

```

NC_P15 NC_P15
NC_L15 NC_L15
NC_N15 NC_N15
NC_P18 NC_P18
NC_N14 NC_N14
NC_M14 NC_M14
NC_M17 NC_M17
NC_N13 NC_N13
NC_N16 NC_N16
NC_M19 NC_M19
NC_M16 NC_M16
NC_P19 NC_P19
NC_N17 NC_N17
NC_M15 NC_M15
NC_L17 NC_L17
NC_L14 NC_L14
NC_K15 NC_K15
NC_J14 NC_J14
NC_J18 NC_J18
NC_J19 NC_J19
NC_J15 NC_J15
NC_K19 NC_K19
NC_J16 NC_J16
NC_H15 NC_H15
NC_L16 NC_L16
NC_P16 NC_P16
NC_M18 NC_M18
NC_L19 NC_L19
NC_L18 NC_L18
NC_K18 NC_K18
NC_J17 NC_J17
NC_K16 NC_K16
NC_C19 NC_C19
NC_D15 NC_D15
NC_G15 NC_G15
NC_C18 NC_C18
NC_A16 NC_A16
NC_B19 NC_B19
NC_A19 NC_A19
NC_D14 NC_D14
NC_E15 NC_E15
NC_B15 NC_B15
NC_B17 NC_B17
NC_C17 NC_C17
NC_C16 NC_C16
NC_G13 NC_G13
NC_E14 NC_E14
NC_H14 NC_H14
NC_G14 NC_G14
NC_C15 NC_C15
NC_A17 NC_A17
NC_G12 NC_G12
NC_F14 NC_F14
NC_F13 NC_F13
NC_E13 NC_E13
NC_B16 NC_B16
NC_A15 NC_A15
NC_C14 NC_C14
NC_A18 NC_A18
NC_A13 NC_A13
NC_F12 NC_F12
NC_A14 NC_A14
NC_G11 NC_G11
NC_C13 NC_C13

```

```

NC_N12 NC_N12
NC_N18 NC_N18
NC_K17 NC_K17
NC_N19 NC_N19
NC_B18 NC_B18
NC_E12 NC_E12
NC_B13 NC_B13
NC_B14 NC_B14
NC_A6 NC_A6

```

### MPC7447 / BBANG

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	OF
		6	44

### CPU PLL CONFIG CIRCUITRY




### CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0 1111	0F
1.0X	PLL BYPASS		0 0011	03
2.0X	333	267	0 0100	04
3.0X	500	400	0 1000	08
4.0X	667	533	0 1010	0A
5.0X	833	667	0 1011	0B
5.5X	917	733	0 1001	09
6.0X	1000	800	0 1101	0D
6.5X	1083	867	0 0101	05
7.0X	1167	933	0 0010	02
7.5X	1250	1000	0 0001	01
8.0X	1333	1067	0 1100	0C
8.5X	1417	1133	0 0110	06
9.0X	1500	1200	1 0111	17
9.5X	1583	1267	0 0111	07
10.0X	1667	1333	1 1010	1A
10.5X	1750	1400	1 1000	18
11.0X	1833	1467	1 1001	19
11.5X	1917	1533	0 0000	00
12.0X	2000	1600	1 1011	1B
12.5X	2083	1667	1 1111	1F
13.0X	2167	1733	1 0101	15
13.5X	2250	1800	0 1110	0E
14.0X	2333	1867	1 1100	1C
15.0X	2500	2000	1 0001	11
16.0X	2667	2133	1 1101	1D
17.0X	2833	2267	1 0000	10
18.0X	3000	2400	1 0010	12
20.0X	3333	2667	1 0011	13
21.0X	3500	2800	1 0100	14
24.0X	4000	3200	1 0110	16
28.0X	4667	3733	1 1110	1E

### CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

### CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	7 OF 44

# INTREPID BOOT STRAPS


THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCILSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT


IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE



## MAXBUS PULL-UPS



## INTREPID BOOT STRAPS



## Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	8	OF 44
NONE			



SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	9	36
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	9	36
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	9	36
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F35	MEM_ADDR<3>	9	36
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	9	36
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	9	36
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	9	36
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	9	36
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>	9	36
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	9	36
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	9	36
MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	9	36
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	9	36
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	9	36
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	9	36
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>	9	36
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>	9	36
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>	9	36
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>	9	36
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	9	36
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	9	36
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	9	36
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	9	36
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	9	36
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	F32	MEM_DQS<5>	9	36
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	M29	MEM_DQS<6>	9	36
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	9	36
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	9	36
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	9	36
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	9	36
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	9	36
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	F35	MEM_DQM<4>	9	36
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	F33	MEM_DQM<5>	9	36
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	G32	MEM_DQM<6>	9	36
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	9	36
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	9	36
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	9	36
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	9	36
MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>	9	36
MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>	9	36
MEM_DATA<40>	F33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>	9	36
MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>	9	36
MEM_DATA<42>	F35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>	9	36
MEM_DATA<43>	F36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>	9	36
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>	9	36
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>	9	36
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF	9	36
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_L_UF	9	36
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF	9	36
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_L_UF	9	36
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP	9	36
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	X30	INT_DDRCLK2_N_TP	9	36
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0_UF	9	36
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0_L_UF	9	36
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	Y32	SYSCLK_DDRCLK_B1_UF	9	36
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	Y35	SYSCLK_DDRCLK_B1_L_UF	9	36
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP	9	36
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP	9	36
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H	9	36
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF	9	36
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22		9	36
MEM_DATA<61>	J36	DDR_DATA_61				9	36
MEM_DATA<62>	K36	DDR_DATA_62				9	36
MEM_DATA<63>	K35	DDR_DATA_63				9	36

CRITICAL  
U45  
INTREPID-REV2.1  
BSA  
(2 OF 9)

DDR MEMORY INTERFACE

MEM\_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



OVERWRITE ROM MODULE  
INTERCEPTS ROM CHIP SELECT

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1336	1	BOOTROM,P84	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE  
CKE STAYS LOW AFTER INTREPID  
2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6531	B
	SHT	9 OF	44



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND  
 MEM\_MUXSEL\_H<0> AND MEM\_MUXSEL\_L<0> ARE ACTIVE LOW  
 MEM\_MUXSEL\_H<1> AND MEM\_MUXSEL\_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



### 16BIT 2:1 DDR MUXES


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	10 <sup>OF</sup> 44	
NONE			




REVERSED  
SLOT "B"  
CUSTOMER SLOT


STANDARD  
SLOT "A"  
FACTORY SLOT



DDR BYPASS CAPS  
SLOT "A"




FOR RETURN CURRENT



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	11 OF 44	
NONE			



AGP PULL-UPS/PULL DOWNS

PCI PULL-UPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS  
PLACE CLOSE TO INTREPID SIDE

AGP I/O REFERENCE  
(PLACE CLOSE TO INTREPID AGP BALLS)

USB2 AND CBUS REQ REMAINS ON +3V\_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS


NOTE: Designs using AGP slot should use 52-ohm a resistor here.

INTREPID AGP/PCI


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	12 OF 44



ENET\_TXD SERIES TERMINATION



JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A


ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 051-6531 REV. B  
 SCALE: NONE SHEET: 13 OF 44



**USB PORT ASSIGNMENTS**

PORT A - RIGHT USB 1

PORT B - UNUSED

PORT C - LEFT USB

PORT D - UNUSED

PORT E - BLUETOOTH

PORT F - MODEM

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

**INT - USB/GPIOS/I2S**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**USB POWER FAULT SIGNALS**


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD

APPLE COMPUTER INC.

SIZE: D    DRAWING NUMBER: 051-6531    REV.: B


SCALE: NONE    SHEET: 14 OF 44



# Intrepid Power

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 44	B









### Intrepid Decoupling

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6531</b>	REV. <b>B</b>
	SCALE NONE	SHEETS <b>16</b>	OF <b>44</b>




PCI1510 PULL-UPS




THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD



MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!



PC CARD/CARDBUS CONNECTOR



CARDBUS NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns for Apple Computer Inc., Drawing Number (D 051-6531), Scale (NONE), Sheet (17 of 44), and Revision (B).


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	7

D

C

B

A




FOR 2.5 VDDR1  
MEMVMODE0=1.8V  
MEMVMODE1=GND


FOR 1.8 VDDR1  
MEMVMODE0=GND  
MEMVMODE1=1.8V

### 27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)



S0=1;S1=M => -1.5% DOWN-SPREAD  
SPREAD SPECTRUM SUPPORT



### M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	18 OF 44	
NONE			



**TMDs TERMINATION**  
 TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**U44 RAGE MOBILITY M10-CSP64 64MB BGA (5 OF 6)**

37 GPU_DVOD<0>	AJ5	ZV_LCDDATA0
37 GPU_DVOD<1>	AK5	ZV_LCDDATA1
37 GPU_DVOD<2>	AG6	ZV_LCDDATA2
37 GPU_DVOD<3>	AH6	ZV_LCDDATA3
37 GPU_DVOD<4>	AJ6	ZV_LCDDATA4
37 GPU_DVOD<5>	AK6	ZV_LCDDATA5
37 GPU_DVOD<6>	AG7	ZV_LCDDATA6
37 GPU_DVOD<7>	AH7	ZV_LCDDATA7
37 GPU_DVOD<8>	AJ7	ZV_LCDDATA8
37 GPU_DVOD<9>	AK7	ZV_LCDDATA9
37 GPU_DVOD<10>	AG8	ZV_LCDDATA10
37 GPU_DVOD<11>	AH8	ZV_LCDDATA11
NC	AJ8	ZV_LCDDATA12
NC	AK8	ZV_LCDDATA13
NC	AG9	ZV_LCDDATA14
NC	AH9	ZV_LCDDATA15
NC	AJ9	ZV_LCDDATA16
NC	AK9	ZV_LCDDATA17
NC	AG10	ZV_LCDDATA18
NC	AH10	ZV_LCDDATA19
NC	AJ10	ZV_LCDDATA20
NC	AK10	ZV_LCDDATA21
NC	AG11	ZV_LCDDATA22
NC	AH11	ZV_LCDDATA23
37 GPU_DVO_VSYNC	AJ4	ZV_LCDCNTL0
37 GPU_DVO_HSYNC	AK4	ZV_LCDCNTL1
37 GPU_DVO_DE	AH5	ZV_LCDCNTL2
36 GPU_DVO_CLKP	AG5	ZV_LCDCNTL3
19 ATI_AGP_FBSKEW<0>	AJ2	GPI00
19 ATI_AGP_FBSKEW<1>	AK2	GPI01
19 ATI_X1CLK_SKEW<0>	AK1	GPI02
19 ATI_X1CLK_SKEW<1>	AH3	GPI03
19 ATI_BUS_CFG<0>	AH2	GPI04
19 ATI_BUS_CFG<1>	AJ1	GPI05
19 ATI_BUS_CFG<2>	AF4	GPI06
ATI_GPI07_SPN	AH1	GPI07
ATI_GPI08_SPN	AG3	GPI08
ATI_GPI09_SPN	AF3	GPI09
ATI_GPI10_SPN	AG2	GPI10
ATI_GPI11_SPN	AF2	GPI11
ATI_GPI12_SPN	AG1	GPI12
ATI_GPI13_SPN	AF1	GPI13
HPD_PWR_SNS_EN	AE2	GPI014
GPU_VCORE_CNTL_L	AE1	GPI015
ATI_SSCLK_IN	M1	GPI016
20 ATI_TMDs_DN<0>	AJ13	TX0M
20 ATI_TMDs_DP<0>	AK13	TX0P
20 ATI_TMDs_DN<1>	AJ14	TX1M
20 ATI_TMDs_DP<1>	AK14	TX1P
20 ATI_TMDs_DN<2>	AJ15	TX2M
20 ATI_TMDs_DP<2>	AK15	TX2P
20 ATI_TMDs_CLKN	AJ12	TXCM
20 ATI_TMDs_CLKP	AK12	TXCP
18 ATI_CLK27M_IN	AJ29	XTALIN
NC	AJ30	XTALOUT
ATI_TESTEN	AH24	TESTEN
NC	AJ26	SSIN
B24	VSS	VSS
B20	VSS	VSS
A24	VSS	VSS

**GPU VCore - 1.2V**  
 (PUT ALL CAPS BELOW ATI ASIC)


**GPU VCore Supply**

**M10 CORE PWR/LVDS/TMDs**  
 NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	19 OF 44
NONE		

# SIL1162 DVI TRANSMITTER



**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6531	B
SCALE		SHT 20 OF 44	



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V

3.3V IO SUPPLY  
(Max Current varies, depends on usage)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	OF
NONE	21	44

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep... DDC\_CLK is isolated from NV17M during SHUTDOWN...

DVI POWER SWITCH

D

D

C

C

TMSD FILTERING PLACE CLOSE TO CONNECTOR

LCD INTERFACE

INVERTER INTERFACE

S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller


LCD POWER SWITCHES

VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, TOTAL SHEETS. Values: D, 051-6531, B, NONE, 22, 44.




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?

### MLB - ALS SENSOR




### LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SIMARD


### BOOT BANGER E2PROM




### SLEEP LED



### SPIDEY FLEX




### KEYBOARD PULLUPS




- BOOT BANGING SIGNAL DEFINITION**
- 1/ B Bang\_HRESET\_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
  - 2/ PMU\_HRESET\_L (3V INPUT INTO LMU)
  - 3/ B Bang\_JTAG\_TCK (REGULAR OUTPUT)
  - 4/ JTAG\_CPU\_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
  - 5/ JTAG\_CPU\_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
  - 6/ JTAG\_CPU\_TRST\_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

### LMU PULL-DOWNS



### KB LED DRIVER



**LMU/BOOTBANGER/SPIDEY**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	REV.
	NONE	23	B
DRAWING NUMBER		REV.	
D 051-6531		B	
SCALE		SHT	
NONE		23	

# HARD DRIVE INTERFACE (UATA100)


## EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




## WIRELESS INTERFACE




## OPTICAL DRIVE INTERFACE (EIDE)




## PLACE SERIES R CLOSE TO INTERPID



## PLACE PULLUP RESISTORS CLOSE TO INTREPID




IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



ANY SEQUENCING REQUIREMENT BETWEEN  
+5V\_HD\_SLEEP AND +3V\_SLEEP?

## BLUETOOTH/LEFT-SIDE USB




## INTERNAL I/O CONNECTORS

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	NONE	SHT	24 OF 44





### SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER  
SND - INTREPID

### MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM

### SERIAL DEBUG INTERFACE

### DEBUG POWER BUTTON

### FAN INTERFACE

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

### THERM ISOLATION

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER


### LEFT FAN (CPU)

### RIGHT FAN (GPU)

### FAN/MODEM/SOUND/SLEEP LED/DEBUG

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PLACE XW9 CLOSE TO 5V SWITCHER (U27)  
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE  
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY



PLACE UNDERNEATH UPPER RAM  
ALTERNATE1

PLACE CLOSE TO BATTERY CHARGER/VCORE  
ALTERNATE2

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT 25 OF 44		
NONE			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

Y7 LOAD CAPACITANCE IS 16PF

CRITICAL NEC\_USB

Y5 30.0000M

8x4.5MM-SM

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

**USB 2.0**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6531	B
SHEET		26 OF 44

APPLE COMPUTER INC.



Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACE CLOSE TO ETHERNET CONNECTOR

Short shielded RJ-45

### MARVELL 88E1111

### 10/100/1000 ETHERNET

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0703	197S0037	ALTERNATE	Y3	
197S0603	197S0037	ALTERNATE	Y3	ALT FOR SIWARD

APPLE COMPUTER INC.	SIZE: D DRAWING NUMBER: 051-6531 SCALE: NONE	REV: B SHEET: 27 OF 44
---------------------	--	---------------------------



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0052	197S0011	?	G1	SIWARD ALT FOR FW OSC

**DSX STRAP OPTIONS**  
 0 -> BILINGUAL PORT  
 1 -> A-ONLY PORT

**FIREWIRE**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT		
NONE	28	44	

# PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (PULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	




## FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT		29 OF 44
NONE			



**UNDERVOLTAGE RESET CIRCUIT**



**PMU KEYBOARD RESET CIRCUIT**




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD

**Q11 ADAPTER DETECTION SCHEME**

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

**A29 DETECT CIRCUIT**



**PMU**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	30 OF 44	
NONE			

### DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)  
CRITICAL


J18  
87438-0833  
M-RT-SM

### DC INRUSH LIMITER

PLACE U23 NEXT TO R460  
U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME


### BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL  
PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL  
CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V  
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



### BATTERY CONNECTOR

J25  
87438-0833  
M-RT-SM

### BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN  
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048 / R_{62}) \times (V_{ICTL} / V_{REFIN})$$

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6531	B
		SHT	31 OF 44



# 12.8V PBUS SUPPLY

## PMU SUPPLY


### 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6531	B
SCALE		SHT	REV.
NONE		32	44



# 3.3V/5V MAIN SUPPLY



THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V\_MAIN SWITCHER


## 3.3V/5V REGULATOR

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	33 44	
NONE			



**VCORE POWER SEQUENCING**

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V    1.30V -> 1.10V



**OUTPUT VOLTAGE**

V <sub>DAC</sub>		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

**FOR V-STEP:**

D<4..0>	A/B_ =	
	Hs/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
 When A/B\_ is low (slow): <=1K-ohm -> 0  
 >=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V<sub>A</sub> = V<sub>B</sub>.


**GROUND SENSE VOLTAGE DIVIDER**  
 This allows for an offset to the ground sense to adjust the output voltage.  
 V<sub>REF</sub> = 2.0V, HENCE V<sub>OFFSET</sub> = 2.0V \* (R1/(R1+R2)) AND V<sub>CORE</sub> = V<sub>DAC</sub> + V<sub>OFFSET</sub>.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11484023	1	RESISTOR	R321	?	1_30_VCORE
11486343	1	RESISTOR	R321	?	1_32_VCORE

**FMAX CONNECTOR**




**VCORE SUPPLY**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6531	B
SCALE	SHT	34 OF 44
NONE		

# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER



## 1.5V/1.8V/2.5V SUPPLIES

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6531	B
SCALE	SHT	35 44	
NONE			

		8		7		6		5		4		3		2		1	
GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE_PARAM			
DIGITAL SIGNALS	CPU_BACK_L		250.0000	10 MIL SPACING			83 MHZ	INTREPID CLOCKS	SYSCLK_CPU_UP			200.0000	10 MIL SPACING				
	CPU_ADDR<0..31>	5		250					SYSCLK_CPU			200.0000	10 MIL SPACING				
	CPU_ASTRY_L		250.0000	10 MIL SPACING				INT_CPUFB_OUT				200.0000	10 MIL SPACING				
	CPU_BK_L		250.0000	10 MIL SPACING				INT_CPUFB_OUT_SHORT				200.0000	10 MIL SPACING				
	CPU_CT_L	5		250.0000	10 MIL SPACING			INT_CPUFB_OUT_NORM				200.0000	10 MIL SPACING				
	CPU_DATA<0..31>	5		250			83 MHZ	INT_CPUFB_IN_NORM				200.0000	10 MIL SPACING				
	CPU_DATA<32..63>	5		250			83 MHZ	INT_CPUFB_LONG				200.0000	10 MIL SPACING				
	CPU_DBG_L	5		250.0000	10 MIL SPACING			INT_CPUFB_IN				200.0000	10 MIL SPACING				
	CPU_DTI<0..2>	5		250				SYSCLK_DDRCLK_A0_L_UP				200.0000	10 MIL SPACING				
	CPU_DRDY_L_UP				10 MIL SPACING			SYSCLK_DDRCLK_A1_L_UP				200.0000	10 MIL SPACING				
	CPU_DRDY_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B0_L_UP				200.0000	10 MIL SPACING				
	CPU_GBL_L	5		250.0000				SYSCLK_DDRCLK_B1_L_UP				200.0000	10 MIL SPACING				
	CPU_HIT_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A0	DDRCLK_A0			200.0000	10 MIL SPACING				
	CPU_QACK_L	5		250.0000	10 MIL SPACING			SYSCLK_DDRCLK_A1	DDRCLK_A1			200.0000	10 MIL SPACING				
	CPU_QREQ_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A1_L	DDRCLK_A1			200.0000	10 MIL SPACING				
	CPU_TA_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B0	DDRCLK_B0			200.0000	10 MIL SPACING				
	CPU_TRST_L	5		250.0000	10 MIL SPACING			SYSCLK_DDRCLK_B0_L	DDRCLK_B0			200.0000	10 MIL SPACING				
	CPU_TEA_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B1	DDRCLK_B1			200.0000	10 MIL SPACING				
	CPU_TS_L		250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B1_L	DDRCLK_B1			200.0000	10 MIL SPACING				
	CPU_TSI2<0..2>	5		250				INT_REF_CLK_OUT				200.0000	10 MIL SPACING				
CPU_TT<0..4>	5		250				INT_REF_CLK_IN				200.0000	10 MIL SPACING					
CPU_WT_L	5		250.0000				CLK66M_GPU_AGP_UP				200.0000	10 MIL SPACING					
GROUP 0	MEM_DATA<7..0>	4		200			167 MHZ	CLK66M_GPU_AGP			200.0000	10 MIL SPACING					
	RAM_DATA_A<7..0>	4		200			167 MHZ	INT_AGP_FB_OUT			200.0000	10 MIL SPACING					
	RAM_DATA_B<7..0>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	INT_AGP_FB_IN			200.0000	10 MIL SPACING					
	MEM_DQS<0>	4		200				CLK33M_CBUS_UP	SHOULD BE AT MOST 4 VIAS FOR CLK			200.0000	10 MIL SPACING				
	RAM_DQS_A<0>	4		200				CLK33M_AIRPORT_UP			200.0000	10 MIL SPACING					
	RAM_DQS_B<0>	4		200				CLK33M_AIRPORT	SHOULD BE AT MOST 4 VIAS FOR CLK			200.0000	10 MIL SPACING				
	MEM_DQM<0>	4		200				CLK33M_USB2_UP			200.0000	10 MIL SPACING					
	RAM_DQM_A<0>	4		200				CLK33M_USB2	SHOULD BE AT MOST 4 VIAS FOR CLK			200.0000	10 MIL SPACING				
	RAM_DQM_B<0>	4		200				INT_PCI_FB_OUT			200.0000	10 MIL SPACING					
	MEM_DATA<15..8>	4		200			167 MHZ	INT_PCI_FB_IN			200.0000	10 MIL SPACING					
RAM_DATA_A<15..8>	4		200			167 MHZ	MAP31	GPU_CLK27M_OUT			10 MIL SPACING						
RAM_DATA_B<15..8>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ		GPU_CLK27M_UP				10 MIL SPACING					
MEM_DQS<1>	4		200					GPU_SSCLK_UP				10 MIL SPACING					
RAM_DQS_A<1>	4		200					GPU_SSCLK_IN				10 MIL SPACING					
RAM_DQS_B<1>	4		200					GPU_FBCLK0				10 MIL SPACING					
MEM_DQM<1>	4		200					GPU_FBCLK0_L				10 MIL SPACING					
RAM_DQM_A<1>	4		200					GPU_FBCLK1				10 MIL SPACING					
RAM_DQM_B<1>	4		200					GPU_FBCLK1_L				10 MIL SPACING					
MEM_DQS<3..2>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200					GPU_DVO_CLKP				10 MIL SPACING					
RAM_DQS_A<3..2>	4		200					CRYSTALS	CLK27M_GPU_XOUT			10 MIL SPACING					
RAM_DQS_B<3..2>	4		200				CLK27M_XTAL_IN					10 MIL SPACING					
MEM_DQM<3..2>	4		200				CLK27M_GPU_XIN					10 MIL SPACING					
RAM_DQM_A<3..2>	4		200				CLK18M_INT_XIN					10 MIL SPACING					
RAM_DQM_B<3..2>	4		200				CLK18M_INT_XOUT					10 MIL SPACING					
MEM_DATA<47..32>	4		200			167 MHZ	CLK18M_XTAL_IN					10 MIL SPACING					
RAM_DATA_A<47..32>	4		200			167 MHZ	CLK18M_INT_EXT					10 MIL SPACING					
RAM_DATA_B<47..32>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	CLK25M_ENET_XIN					10 MIL SPACING					
MEM_DQS<5..4>	4		200				CLK25M_ENET_XOUT					10 MIL SPACING					
RAM_DQS_A<5..4>	4		200				NEC_XT1		THERE'S ANOTHER 280MIL LEG			10 MIL SPACING					
RAM_DQS_B<5..4>	4		200				NEC_XT2				10 MIL SPACING						
MEM_DQM<5..4>	4		200				SOUND	SND_SCLK	7		200.0000	10 MIL SPACING					
RAM_DQM_A<5..4>	4		200					SND_CLKOUT				200.0000	10 MIL SPACING				
RAM_DQM_B<5..4>	4		200					ETHERNET MARVELL	CLKENET_PHY_RX			200.0000	10 MIL SPACING				
MEM_DATA<55..48>	4		200			167 MHZ			CLKENET_LINK_RX	3			200.0000	10 MIL SPACING			
RAM_DATA_A<55..48>	4		200			167 MHZ			CLKENET_PHY_GBE_REF				200.0000	10 MIL SPACING			
RAM_DATA_B<55..48>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ	CLKENET_LINK_GBE_REF		3			200.0000	10 MIL SPACING				
MEM_DQS<6>	4		200				CLKENET_PHY_TX					200.0000	10 MIL SPACING				
RAM_DQS_A<6>	4		200				CLKENET_LINK_TX	5			200.0000	10 MIL SPACING					
RAM_DQS_B<6>	4		200				CLKENET_LINK_GTX				200.0000	10 MIL SPACING					
MEM_DATA<63..56>	4		200			167 MHZ	CLKENET_PHY_GTX	3			200.0000	10 MIL SPACING					
RAM_DATA_A<63..56>	4		200			167 MHZ	FIREWIRE	CLKFW_PHY_PCLK			200.0000	10 MIL SPACING					
RAM_DATA_B<63..56>	4	TOTAL LENGTH CONTROLLED BY SPREADSHEET	200			167 MHZ		CLKFW_LINK_PCLK	3			200.0000	10 MIL SPACING				
MEM_DQS<7>	4		200					CLKFW_PHY_ICLK	3			200.0000	10 MIL SPACING				
RAM_DQS_A<7>	4		200					CLKFW_LINK_ICLK				200.0000	10 MIL SPACING				
RAM_DQS_B<7>	4		200					FX_XI				200.0000	10 MIL SPACING				
MEM_DQM<7>	4		200					FX_OSC				200.0000	10 MIL SPACING				
RAM_DQM_A<7>	4		200									200.0000	10 MIL SPACING				
RAM_DQM_B<7>	4		200									200.0000	10 MIL SPACING				
MEM_ADDR<12..0>	4																
RAM_ADDR<12..0>	6		200														
MEM_BA<1..0>	4																
RAM_BA<1..0>	6		200														
MEM_CS_L<3..0>	4																
RAM_CS_L<3..0>	6		200														
MEM_CKE<3..0>	4																
RAM_CKE<3..0>	6		200														
MEM_RAS_L	4																
RAM_RAS_L	6		200.0000														
MEM_CAS_L	4																
RAM_CAS_L	6		200.0000														
MEM_WE_L	4																
RAM_WE_L	6		200.0000														
MEM_MUXSEL_H<1..0>	3																
RAM_MUXSEL_H<1..0>	5																
MEM_MUXSEL_L	5																

CLOCK LINE CONSTRAINTS

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	SCALE	36	B
NON	SHT	44	



# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V SLEEP VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
BATT_NEG		VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
1772_DGIN		VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
1772_LX		VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+BATT_14V_FUSE		VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+BATT_24V_FUSE		VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+BATT_RSNS		VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+BATT_VSNS		VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
1772_LDO		VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
1772_DLOV		VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
MISC HD	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=25	
TRACKPAD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
HALL EFFECT	+5V_TPAD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
VIDEO	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25	
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=25		
KB LED	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	KBD_LED2_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
FAN GND	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15	
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5	
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6	
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6	
I/O AREA	ENET_CTAP_CHGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR RAM	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		+2.5V INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+3V INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+1.5V INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
		+1.5V INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
	+1.5V INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=12	
	+1.5V INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	CARDBUS	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=8
	ATI M10	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	REDUCED FOR TESTPOINTS
+VPP_CBUS_SW		VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_VCORE		VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
+GPU_MEM		VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
+3V_GPU		VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_GPU_FLT		VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
+1.5V_AGP		VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_MEM_IO		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_MEM_IO_FLT		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+GPU_MEMCORE		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.8V_GPU		VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+2.5V_GPU_PNLIO		VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_ATI_PVDD		VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.5V_AGP_GPU		VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.5V_GPU_VDD15		VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
+1.8V_GPU_PLL		VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_VDDDI		VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDDCI		VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+2.5V_GPU_A2VDD		VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_AVDD		VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
+1.8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
SILICON IMIAGE	+3V_SI_PLLVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+3V_SI_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+3V_SI_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6		
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V.CG.PLL.MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
+2.5V.CG.MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
FW	FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
USB 2.0 INTREPID SSCG	+3V.CG.PLL.MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	
	+2.5V.CG.MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	
	FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	CONTROL	1.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
		2.5V_ILIM		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
		MAX1715_TON		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
		MAX1715_SKIP		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
MAX1715_REF		VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
MAX1715_VCC		VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
MAX1715_GND		VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
MAX1717		VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
		VCORE_DH	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_DL	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_ILIM	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	VCORE_REF	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_CC	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_TIME	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	VCORE_VGATE	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
1778_BST		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
1778_BST_RC		VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
1778_TG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
1778_BG		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
GPU_VCORE_SW		VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
1778_ION		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
1778_I7H		MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
1778_I7H_RC	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10			
1.5V_2.5V_OK	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10			
1778_VFB	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10			
1778_PCB	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10			
1778_VRNG	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10			
LTC3411	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_VFB	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	LTC3411_I7H_RC	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
	LTC3411_I7H	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
LTC34					



REVISION HISTORY

REV 0.01 - 03/06/2003

3/3 Initial check-in of Enterprise schematic after conversion to Concept 1.2
3/10 added 8 new 10uF vcore caps
2) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs
4) added 8 more 0.1uF vcore bypass caps
5/11 removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000)
6) updated firmware to phy to rev A prt number
7) changed gpu PLL config to 1083/833
8) changed reset to U56 (clock slewing chip) to MAIN\_RESET\_L
9) changed C550 to 138S0536 to limit AVL
10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing
11) changed stuffing to set Vcore offset to 0mv by default
12) changed comments to eliminate references to L3 in power supply section
3/18 changed stuffing options for GPU PCI ID to 0x319
14) changed R164 (DACLRSET) to 107 ohm pulldown
15) added 10K pulldown to U43 pin A21
16) changed fan controller to AD77460
3/19 added pads for 0.1uF cap from +Adapter to digital gnd for EMC
18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC
19) corrected path to correct for last checkin
20) removed BOM table for MAP31
21) REMOVED ALL RELATIVE\_PROPAGATION\_DELAY AND PROPAGATION\_DELAY PROPERTIES TO
PREPARE FOR CONSTRAINT BACK ANNOTATION
22) CHANGED CHENM ON R6 to CHENM
23) \*\*\*BOARD RENUMBERED\*\*\*
3/28 integrated M10 pages from Q16 schematic and renumbered them
4/10 updated physical constraints for M10 power nets
26) added DP7 for M10 power sequencing
27) added RP27,RP28,RP32, and RP57 for TMD5 series termination
28) update PLL CFG high 0010 1.25GHz
low 1011 833MHz
29) update sscg/nosscg stuffing option on intrepid boot straps
30) removed D31 between +Batt and 24V Pbus
31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case
32) change intrepid PLL LDO stuffing back to 1.8V main
33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config
34) change I2C pullups (R29 and R102) to 1K
35) changed bootrom part number to 341S1255
4/18 changed C756 to 128S0025 (Sanyo only 6.3V 330uF)
37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads)
38) changed Vcore inductor (L36) to molded core part (152S0125)
39) changed Pbus inductor (L37) to molded core part (152S0126)
40) added seporate 1\_8V\_GPU\_TP0VDD filter and LDO (U54)
4/21 replace discrete LCL with single chip LCL filters (155S0154) for VGA (L ,L , and L )
42) add 165 ohm chokes on TMD5 data pairs at connector (L ,L , and L )
43) move BSL to bottom side
44) move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2
45) added trace from Vcore to fan controller ADC input
46) added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot
47) added FET (Q79) for +3V\_Sleep for M10 power sequencing
4/27 changed TMD5 data chokes to 90 ohm (155S0128)
49) changed C762 and C766 to 4.7uF 1206 caps
50) changed TMD5 data chokes to 90 ohms (155S0128)
51) changed C762 and C766 to 4.7uF 1206
52) changed Q51 to SI7860DP (376S0119)
53) changed Q48 to SI7892DP (376S0120)
54) changed D24 to B340LB (371S0132)
55) changed L30 to 2.2uH Tokin inductor (152S0139)
56) added Q58, R307, and C515 for GPU Vcore control inverter
57) changed R416 to 2.2ohms
58) changed R364 to 102k
59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff)
60) changed D18 to 1N914
61) changed L38 and L41 to 4.7uH (152S0137)
62) added Q81, R308, R309, and R310 for power sequencing (no stuff)
63) changed Q49 and Q50 to SI7860DP (376S0119)
64) changed L36 to 1.2uH 18.3k (152S0125)
65) added R331 1mohm sense resistor to CPU Vcore
66) added C885 and C884 , 1000uF CPU Vcore outpur caps
67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing
68) added Q83 and 100K R608 for 1.8V sequencing
69) added 15.4k R616 and 10K R672 for 2.5V switcher feedback divider
70) changed pinout of sound connector for sousaphone
71) removed Q44 (5V sound sleep fet)
72) changed Q31 to invert headphone Mute to sousaphone
4/28 changed CPU\_VCORE\_SLEEP location back to across bypass caps to correct after adding reference resistor
74) changed D5 to schottky diode (MBR0540)
75) fixed unnamed net (LTC3411\_SHDN\_SEQ)
76) changed drain/source polarity of Q76 (FET from +BATT to Pbus)
4/29 moved XW15 to connect to CPU\_VCORE\_SLEEP\_UP (before positioning resistor)
78) changed fan control nets to FanL and FanR from Fan1 and Fan2
79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU)
80) updated power constraints with new fan net names
4/28 change Q58 on pg19 to Q80 to consolidate parts
82) CHANGED U55 TO MM1571J FOR COST SAVINGS
83) changed L72,L73,L74 to 90 ohm ferrites
84) added 10K pulldown to +5V\_MAIN to SND\_HP\_MUTE
85) repinout Sousaphone connector
86) remove redundant pullups on FANL\_TACH and FANR\_TACH
87) added TP to all NC on NEC USB2 part for NAND tree testing
88) added NEC\_USB\_bomoption to 0 ohm resistor on NEC\_AVSS\_F
4/30 repinout Sousaphone connector (J12)
89) no stuff R322 to eliminate 3V\_sleep pump up
91) updated various text notes with correct reference designators
5/1 change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A
93) remove FANR\_TACH functional test point
94) add CHGND4 and SLEEP\_LED functional test points
95) swap INT\_AUDIO\_TO\_SND and SND\_TO\_AUDIO on Sousaphone connector (J12)
\*\*\* rev 01 released for EVT \*\*\*
5/6 remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode)
96) change R337 to 470K and remove NO Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V
98) change R321 to 499ohm to set 5mV Vcore offset
99) change L72,L73,L74 to 155S0165 (D part for EVT only)
\*\*\* rev 02 Released for EVT \*\*\*
5/7 100) no stuff Q79 to disable 3V\_SLEEP sequencing to work around wake from sleep bug with M10
101) added BOM table to define correct part number for M10 without heatspreader (338S0133)
\*\*\* rev 03 released for EVT \*\*\*

5/22 102) fixed NO STUFF BOM option for R291
103) add NO STUFF to R223 to correct startup level of GPU\_VCORE\_CNTL
104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix
105) changed R376 to 158K and R321 to 2.74K to set CPU\_VCORE offset to 35mV
\*\*\* rev 04 released for EVT \*\*\*
5/19/03 106) changed both AGP\_NV\_INT\_L and AGP\_ATI\_INT\_L to AGP\_INT\_L
107) removed redundant 3V\_GPU pullup R687 (Intrepid side AGP\_INT\_L pullup)
108) added R699,R701,R707,R708 as 10k pulldowns to Intrepid USB ports A and C when NEC\_USB is stuffed
109) changed SND\_HP\_MUTE\_INV gate/inversion FETS to pullup to +3V\_MAIN
110) added R711 as pullup to +3V\_GPU on AUXWIN signal from M10 (U44)
111) added R698 as 0 ohm jumper between FW\_PHY\_PD and Intrepid
112) added U56, U57, R718,R714 for VGA Hsync and VGA Vsync buffering
113) changed L72,L73,L74 to 155S0164 (new high speed part)
114) added NO STUFF BOM option to R223 to correct for sense of GPU\_VCORE\_CNTL
115) added NO STUFF BOM option to R300 to avoid sleep wake problem
6/3/03 116) Integrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142)
117) changed 2.5V\_SLEEP FET (U48) and 1.8V\_SLEEP FET (U6) to higher current part (S16467BDQ - 376S0161)
118) added 10K pulldown (R720) on FW\_PHY\_PD\_INT for when R698 is removed
119) changed R728 and R729 to 1210 Ohm resistors to support switching the entire memory bus between 1.8V and 2.5V
120) added R721 as jumper between +2.5V\_SLEEP and +2.5V\_GPU
6/4/03 121) NO STUFF R631 to remove MAIN\_RESET\_L from clock slewing chip
122) changed FWB connector to new part with extra ground tabs (514S0059)
6/5/03 123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors)
124) added CRITICAL files to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (48)
125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12)
126) added LC filter on SND\_SYNC for EMI (L77 and C895)
127) added LC filter on SND\_CLKOUT for EMI (80 and C899)
128) added LC filter on INT\_AUDIO\_TO\_SND for EMI (L81 and C896)
129) added LC filter on SND\_TO\_AUDIO for EMI (L82 and C897)
130) added LC filter on SND\_HP\_MUTE for EMI (L78 and C898)
131) added LC filter on SND\_HW\_RESET\_L for EMI (L78 and C900)
132) added LC filter on SND\_SCLK for EMI (L79 and C901)
133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser
134) removed R331 (CPU Vcore positioning resistor)
135) changed C728,C729,C730,C731,C732,C733,C734,C740,C884,C885 to 220uF Rubycon caps (128S0024)
136) add Vcore offset change circuit to modify offset in low (Q86, R805,R806,R807,R808,R809)
137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V\_5V\_ON before switching RUN/SS
6/6/03 138) rotated J26 (FW B connector)
139) changed D29 to B340B (3A part - 371S0159)
6/9/03 140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE\_GND\_SNS
141) added double inverter to buffer THERM\_L\_OC (added Q87,R811,R812)
142) removed redundant pullup on THERM\_L\_OC (R780)
6/9/03 143) added cap on gate of the second FET in Q87 for possible turn on delay (C903)
144) changed inner shield of FWB connector J26 to connect to chassis gnd
145) changed R326 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V
146) changed R321 to 2.49K to set Vcore offset to +25mV
147) added 10 ohm resistor (R814) and uF cap (C904) to filter power to ADT7460 (Gary Leo)
6/10/03 148) changed R612 to 10K to prevent UIDE DMACK from floating
149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMD5 common-mode termination)
150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMD5 common-mode termination)
151) changed RP27,RP32,RP28,RP57 to 10ohm (TMD5 series termination)
\*\*\* released for EVT2 6/10/03 \*\*\*
6/13/03 152) fixed NO STUFF on R291
153) removed NO STUFF from C80,C88,C81,C89,C82,C102,C79,C87 (TMD5 common-mode termination)
154) removed NO STUFF from R638 (pullup on slewing chip FSEL)
155) removed NO STUFF from C903 (cap on input to second part of THERM\_OC\_L buffer)
156) CHANGED R321 TO 1K FOR VCORE OFFSET OF 12MV (VCORE = 1.30V -30MV/+100MV)
\*\*\* released for EVT2 6/13/03 \*\*\*
6/18/03 157) changed R228 to pullup to 1.8V for DVO interface compatibility
158) added R234 and INT\_TMD5 option to maintain internal TMD5 capability
159) changed L30 to 3 pin symbol
160) added U5 to use as external TMD5 transmitter (DVI)
161) added R41 to create +3V\_GPU\_SI power for SILL162 (U5)
162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5)
163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5)
164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5)
165) added R235 and R237 as options for MAIN\_RESET\_L to U5
166) added R231, R232, and C284 for Vref for U5
167) added R676, R99, R202, R212, R224, R88, R110, R223 as straps for U5
168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMD5 output
169) added L16, C304, C327, C647 for filtering GPU\_VDDR4
170) added R255 and R251 to strap GPU\_DVODMODE correctly for 1.8V DVO
171) added R268 to connect L16 to +3V\_GPU\_FLT when not using SILL162
172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs
6/19/03 173) changed GPU\_MEM\_IO to +GPU\_MEM to connect ATI Vref to correct memory voltage
174) swapped TMD5 CLK and CLKP on RP57 and RP58 for layout
175) swapped DN<0> and DP<0> on RP27 for layout
176) corrected un-named nets in TMD5 common-mode filters
177) added physical constraints for new Silicon Image power rails
178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 TO 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY)
6/23/03 179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem
180) changed C890 to 100pF for improved transient response (Takashi)
181) removed bypass traces on FWB chokes and stuffed L70 and L71
182) CHANGED R491 TO 52.3K 1%, R475 TO 127k 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT
183) added R331 as CPU Vcore sense resistor (1 mohm 1% 2512)
184) NO STUFF'ed C651 and C678
185) added C688,C690,C846,C905 for thermal pair filtering at fan controller
186) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed)
187) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed)
188) changed R517 to 100K
189) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE\_GNDSNS)
6/24/03 190) added C908 to prevent gate shoot-thru on Q56
191) added R279 to power TMD5 PLL from LVDS filter when using external TMD5 transmitter
192) changed R325 to 470K to set the low Vcore to 1.10V
193) stuffed Vcore offset switch (R807,R805,R809)
194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV
195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV
6/25/03 196) rotated L70 and L71 for layout (PCB symbol problem)
197) changed Q53,Q54,Q55 to IRF7832 (376S0148) for better thermal performance
198) NO STUFF'ed C908 (Q56 gate shoot-thru cap)
\*\*\* released for DVT 6/26/03 \*\*\*

7/2/03 199) CHANGED J9 (CARDBUS) TO 516S0141 (NEW PIN PLATING SPEC)
200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC)
201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC)
204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC)
205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79
7/9/03 207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55
208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18
209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID)
210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET)
211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2)
212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMU)
213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU)
7/22/03 214) ADDED 1\_32V\_VCORE AND 1\_30V\_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS
215) UPDATED CAP MATERIAL TYPES
216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10)
7/28/03 217) CHANGED TMD5 TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR
218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS
\*\*\* RELEASED FOR PRODUCTION 7/28/03 \*\*\*
8/4/03 219) CHANGED R99 TO NO STUFF TO FIX I2C ADDRESS OF SILL162 TMD5 TRANSMITTER
220) CHANGED R321 TO 4.02K 1% FOR 1\_30\_VCORE (40MV OFFSET) AND TO 6.34K 1% FOR 1\_32\_VCORE (60MV OFFSET)
221) CHANGED R304 TO 470K AND R329 AND R325 TO 0 OHM TO CHANGE LOW VID TO 1.05V ON VCORE
222) CHANGED C611 TO 2200PF, C610 TO 100PF, AND R519 TO 12.7K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
223) NO STUFF C590 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
224) CHANGED C583 TO 2200PF, C576 TO 100PF, AND R481 TO 15.0K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
225) NO STUFF C566 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
9/4/03 228) ADDED 197S0052 AS ALTERNATE FOR G1 (98 MHZ FW OSCILLATOR)
229) CHANGED C728-C734,C884,C885 TO 128S0022 TO REMOVE DUPLICATE PART NUMBER
230) CHANGED C883 TO 132S0100 TO CORRECT FOR USE OF OEM PART NUMBER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. Drawing Number D 051-6531 REV. B Scale NONE SHIT 40 44









	8	7	6	5	4	3	2	1
D	R371 RES 27	R539 RES 33	R716 RES 25	U2 SMT4A0C1008 23				
	R372 RES 26	R540 RES 26	R717 RES 25	U3 A077460 25				
	R373 RES 17	R541 RES 32	R718 RES 22	U4 SMT4A0C1008 23				
	R374 RES 31	R542 RES 31	R719 RES 26	U5 6111142 40				
	R375 RES 31	R543 RES 31	R720 RES 14	U7 V98G_L12962 14				
	R376 RES 14	R544 RES 30	R721 RES 31	U9 C8FV4020 10				
	R377 RES 33	R545 RES 33	R722 RES 21	U10 C8FV4020 10				
	R378 RES 33	R546 RES 28	R723 RES 25	U11 P13B1257 34				
	R379 RES 32	R547 RES 28	R724 RES 22	U12 C8FV4020 10				
	R380 RES 27	R548 RES 31	R725 RES 25	U13 C8FV4020 10				
	R381 RES 27	R549 RES 27	R726 RES 25	U14 LTC3405 27				
	R382 RES 27	R550 RES 23	R727 RES 35	U15 COMPARATOR_LMC7211 31				
	R383 RES 21	R551 RES 26	R728 RES 21	U16 LTC1778 19				
	R384 RES 34	R552 RES 23	R729 RES 21	U17 FE9P_1M08 9				
	R385 RES 34	R553 RES 25	R730 RES 24	U18 LTC1625 32				
	R386 RES 9	R554 RES 28	R731 RES 33	U19 PWR_CTRL_TPS2311 17				
	R387 RES 9	R555 RES 28	R732 RES 34	U20 MAX1717 34				
	R388 RES 19	R556 RES 28	R733 RES 27	U21 COMPARATOR_LMC7211 32				
	R389 RES 19	R557 RES 28	R734 RES 31	U22 MAX1715 35				
	R390 RES 19	R558 RES 31	R735 RES 27	U23 AMP_MAX4172 31				
	R391 RES 22	R559 RES 31	R736 RES 29	U24 7432 32 30				
	R392 RES 32	R560 RES 31	R737 RES 29	U25 V98G_LP2951 32				
	R393 RES 27	R561 RES 31	R738 RES 31	U26 PCI1510GGH 17				
	R394 RES 31	R562 RES 30	R739 RES 31	U27 COMPARATOR_LMC7211 30				
	R395 RES 31	R563 RES 28	R740 RES 28	U28 LTC3707 33				
	R396 RES 31	R564 RES 28	R741 RES 29	U29 T88B18A3A 28				
	R397 RES 34	R565 RES 31	R742 RES 31	U30 V98G_LP2951 32				
	R398 RES 34	R566 RES 31	R743 RES 29	U31 MAX1772 31				
	R399 RES 15	R567 RES 31	R744 RES 31	U32 KE9PDM_16KH8_M241288 23				
	R400 RES 22	R568 RES 23	R745 RES 24	U33 M68C12 30				
	R401 RES 32	R569 RES 32	R746 RES 31	U34 V98G_LP2594 31				
	R402 RES 32	R570 RES 31	R747 RES 31	U35 MAX1916 23				
	R403 RES 27	R571 RES 31	R748 RES 31	U36 LTC1741 28				
	R404 RES 27	R572 RES 30	R749 RES 31	U37 V98G_L12962 28				
	R405 RES 25	R573 RES 30	R750 RES 17	U38 COMPARATOR_LMC7211 31				
	R406 RES 27	R574 RES 28	R751 RES 29	U39 UNO7401L_P808 24				
	R407 RES 34	R575 RES 28	R752 RES 29	U40 OPAMP_MAX4216EUTY 23				
	R408 RES 34	R576 RES 28	R753 RES 17	U42 CLK_GEN_CY28512 14				
	R409 RES 9	R577 RES 31	R754 RES 31	U43 A06L02_MUCH48L_340 5 6				
	R410 RES 19	R578 RES 31	R755 RES 31	U44 RAGE_MSLTY_M10_CSP64_667 18 19 21				
R411 RES 24	R579 RES 31	R756 RES 17	U45 INTREF10 8 9 12 13 14 15					
R412 RES 27	R580 RES 32	R757 RES 17	U46 COMPARATOR_LMC7211 22					
R413 RES 27	R581 RES 23	R758 RES 28	U47 CLK_GEN_CY28011 18					
R414 RES 31	R582 RES 23	R759 RES 28	U49 TRANSDUCER_B88111 27					
R415 RES 14	R583 RES 30	R760 RES 28	U48 OSAMP_LMC7111 31					
R416 RES 19	R584 RES 30	R761 RES 28	U51 MAX6804 30					
R417 RES 35	R585 RES 30	R762 RES 17	U52 FE9P_254KXX_ST72264_BGA 23					
R418 RES 35	R586 RES 26	R763 RES 31	U54 V98G_LM1571J 21					
R419 RES 35	R587 RES 23	R764 RES 17	U55 V98G_LM1571J 21					
R420 RES 35	R588 RES 31	R765 RES 30	U56 741012 22					
R421 RES 35	R589 RES 33	R766 RES 17	U57 741012 22					
R422 RES 35	R590 RES 26	R767 RES 17	U58 LTC3412 35					
R423 RES 35	R591 RES 26	R768 RES 30	X01 SHORT 35					
R424 RES 35	R592 RES 30	R769 RES 30	X02 SHORT 19					
R425 RES 35	R593 RES 30	R770 RES 23	X03 SHORT 34					
R426 RES 32	R594 RES 30	R771 RES 23	X04 SHORT 32					
R427 RES 27	R595 RES 27	R772 RES 23	X05 SHORT 34					
R428 RES 27	R596 RES 30	R773 RES 23	X06 SHORT 35					
R429 RES 34	R597 RES 30	R774 RES 31	X07 SHORT 34					
R430 RES 19	R598 RES 19	R775 RES 28	X08 SHORT 43					
R431 RES 33	R599 RES 31	R776 RES 23	X09 SHORT 25					
R432 RES 32	R600 RES 26	R777 RES 23	X011 JUMPDR 35					
R433 RES 32	R601 RES 24	R778 RES 30	X12 SHORT 22					
R434 RES 34	R602 RES 24	R779 RES 29	X13 SHORT 22					
R435 RES 27	R603 RES 24	R780 RES 28	X15 SHORT 34					
R436 RES 28	R604 RES 23	R781 RES 30	X19 SHORT 31					
R437 RES 28	R605 RES 23	R782 RES 30	X20 SHORT 19					
R438 RES 25	R606 RES 23	R783 RES 26	X21 SHORT 19					
R439 RES 9	R607 RES 26	R784 RES 26	X22 SHORT 19					
R440 RES 11	R608 RES 14	R785 RES 30	X23 SHORT 19					
R441 RES 24	R609 RES 35	R786 RES 30	R787 SHORT 30					
R442 RES 24	R610 RES 24	R787 RES 30	X27 SHORT 21					
R443 RES 32	R611 RES 24	R788 RES 30	X28 SHORT 21					
R444 RES 28	R612 RES 24	R789 RES 26	X29 SHORT 21					
R445 RES 28	R613 RES 24	R790 RES 26	X30 SHORT 21					
R446 RES 28	R614 RES 24	R791 RES 26	X31 SHORT 5					
R447 RES 28	R615 RES 23	R792 RES 26	Y1 CRYSTAL 14					
R448 RES 34	R616 RES 35	R793 RES 26	Y3 CRYSTAL 27					
R449 RES 11	R617 RES 23	R794 RES 26	Y4 CRYSTAL 23					
R450 RES 15	R618 RES 23	R795 RES 26	Y5 CRYSTAL 24					
R451 RES 19	R619 RES 23	R796 RES 26	Y6 CRYSTAL 30					
R452 RES 24	R620 RES 13	R797 RES 35	Y7 CRYSTAL_493H 30					
R453 RES 29	R621 RES 25	R798 RES 35	Z1 HOLE_VIA 4					
R454 RES 14	R622 RES 14	R799 RES 35	Z2 MTSHOLE 4					
R455 RES 35	R623 RES 13	R800 RES 35	Z3 HOLE_VIA 4					
R456 RES 13	R624 RES 13	R801 RES 35	Z4 MTSHOLE 4					
R457 RES 33	R625 RES 13	R802 RES 35	Z5 MTSHOLE 4					
R458 RES 34	R626 RES 13	R803 RES 35	Z6 HOLE_VIA 4					
R459 RES 11	R627 RES 13	R804 RES 19	Z7 HOLE_VIA 4					
R460 RES 31	R628 RES 14	R805 RES 34	Z8 HOLE_VIA 4					
R461 RES 35	R629 RES 14	R806 RES 34	Z9 HOLE_VIA 4					
R462 RES 14	R630 RES 14	R807 RES 34	Z10 HOLE_VIA 4					
R463 RES 33	R631 RES 14	R808 RES 34	Z11 MTSHOLE 4					
R464 RES 28	R632 RES 14	R809 RES 34	Z12 HOLE_VIA 4					
R465 RES 27	R633 RES 8	R810 RES 35	Z13 HOLE_VIA 4					
R466 RES 31	R634 RES 8	R811 RES 35	Z14 HOLE_VIA 4					
R467 RES 8	R635 RES 8	R812 RES 25	Z15 HOLE_VIA 4					
R468 RES 32	R636 RES 8	R813 RES 25	Z16 MTSHOLE 4					
R469 RES 28	R637 RES 8	R814 RES 25	Z17 HOLE_VIA 4					
R470 RES 28	R638 RES 8	R815 RES 25	Z18 HOLE_VIA 4					
R471 RES 28	R639 RES 8	R816 RES 25	Z19 HOLE_VIA 4					
R472 RES 29	R640 RES 8	R817 RES 13	Z20 HOLE_VIA 4					
R473 RES 31	R641 RES 8	R818 RES 12	Z21 HOLE_VIA 4					
R474 RES 31	R642 RES 8	R819 RES 12	Z22 HOLE_VIA 4					
R475 RES 30	R643 RES 22	R820 RES 12	Z23 HOLE_VIA 4					
R476 RES 30	R644 RES 8	R821 RES 12	Z24 HOLE_VIA 4					
R477 RES 33	R645 RES 8	R822 RES 12	Z25 HOLE_VIA 4					
R478 RES 28	R646 RES 8	R823 RES 8	Z26 HOLE_VIA 4					
R479 RES 35	R647 RES 8	R824 RES 8	Z27 HOLE_VIA 4					
R480 RES 14	R648 RES 8	R825 RES 8	Z28 HOLE_VIA 4					
R481 RES 33	R649 RES 8	R826 RES 14	Z29 HOLE_VIA 4					
R482 RES 33	R650 RES 8	R827 RES 14	Z30 HOLE_VIA 4					
R483 RES 32	R651 RES 8	R828 RES 14	Z31 HOLE_VIA 4					
R484 RES 28	R652 RES 8	R829 RES 14	Z32 HOLE_VIA 4					
R485 RES 28	R653 RES 8	R830 RES 14	Z33 HOLE_VIA 4					
R486 RES 28	R654 RES 8	R831 RES 13	Z34 HOLE_VIA 4					
R487 RES 31	R655 RES 8	R832 RES 13	Z35 HOLE_VIA 4					
R488 RES 31	R656 RES 8	R833 RES 13	Z36 HOLE_VIA 4					
R489 RES 31	R657 RES 8	R834 RES 13	Z37 HOLE_VIA 4					
R490 RES 31	R658 RES 8	R835 RES 13	Z38 HOLE_VIA 4					
R491 RES 30	R659 RES 8	R836 RES 12	Z39 HOLE_VIA 4					
R492 RES 30	R660 RES 8	R837 RES 12	Z40 HOLE_VIA 4					
R493 RES 35	R661 RES 8	R838 RES 12	Z41 HOLE_VIA 4					
R494 RES 28	R662 RES 8	R839 RES 12	Z42 HOLE_VIA 4					
R495 RES 28	R663 RES 22	R840 RES 12	Z43 HOLE_VIA 4					
R496 RES 28	R664 RES 8	R841 RES 12	Z44 HOLE_VIA 4					
R497 RES 31	R665 RES 8	R842 RES 12	Z45 HOLE_VIA 4					
R498 RES 31	R666 RES 8	R843 RES 12	Z46 HOLE_VIA 4					
R499 RES 31	R667 RES 8	R844 RES 8	Z47 HOLE_VIA 4					
R500 RES 9	R668 RES 8	R845 RES 8	Z48 HOLE_VIA 4					
R501 RES 10	R669 RES 8	R846 RES 8	Z49 HOLE_VIA 4					
R502 RES 30	R670 RES 22	R847 RES 8	Z50 HOLE_VIA 4					
R503 RES 30	R671 RES 22	R848 RES 25	Z51 HOLE_VIA 4					
R504 RES 30	R672 RES 35	R849 RES 22	Z52 HOLE_VIA 4					
R505 RES 30	R673 RES 31	R850 RES 22	Z53 HOLE_VIA 4					
R506 RES 33	R674 RES 8	R851 RES 14	Z54 HOLE_VIA 4					
R507 RES 33	R675 RES 8	R852 RES 14	Z55 HOLE_VIA 4					
R508 RES 32	R676 RES 8	R853 RES 14	Z56 HOLE_VIA 4					
R509 RES 28	R677 RES 8	R854 RES 14	Z57 HOLE_VIA 4					
R510 RES 28	R678 RES 8	R855 RES 8	Z58 HOLE_VIA 4					
R511 RES 31	R679 RES 25	R856 RES 22	Z59 HOLE_VIA 4					
R512 RES 31	R680 RES 22	R857 RES 22	Z60 HOLE_VIA 4					
R513 RES 30	R681 RES 8	R858 RES 22	Z61 HOLE_VIA 4					
R514 RES 33	R682 RES 8	R859 RES 25	Z62 HOLE_VIA 4					
R515 RES 33	R683 RES 8	R860 RES 25	Z63 HOLE_VIA 4					
R516 RES 28	R684 RES 8	R861 RES 22	Z64 HOLE_VIA 4					
R517 RES 28	R685 RES 8	R862 RES 22	Z65 HOLE_VIA 4					
R518 RES 30	R686 RES 22	R863 RES 22	Z66 HOLE_VIA 4					
R519 RES 30	R687 RES 22	R864 RES 22	Z67 HOLE_VIA 4					
R520 RES 32	R688 RES 22	R865 RES 22	Z68 HOLE_VIA 4					
R521 RES 32	R689							