

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
A		285476	PRODUCTION RELEASED	07/28/03	?

PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
4	PCB NOTES AND HOLES	25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
5	MPC7450 MAXBUS INTERFACE	26	USB 2.0
6	MPC7450 DATA	27	MARVELL GIGABIT ETHERNET PHY
7	CPU PLL AND CONFIGURATION STRAPS	28	FIREWIRE A/B PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	PMU (POWER MANAGEMENT UNIT)
10	DDR MEMORY MUXES	31	BATTERY CHARGER AND CONNECTOR
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
12	INTREPID AGP 4X/PCI	33	3.3V / 5V SYSTEM POWER SUPPLIES
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	CPU CORE VOLTAGE POWER SUPPLY
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG	35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
15	INTREPID POWER RAILS	36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
18	M10 AGP & CLOCKS	39	FUNCTIONAL TEST POINTS
19	M10 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	REVISION HISTORY (1 OF 1)
20	SIL1162 TMDS TRANSMITTER	41-42	SIGNAL NAMES
21	M10 ANALOG, POWER, GND	43-44	COMPONENT LOCATIONS

SCHEM, MLB, PB17 "

08/05/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
NO_4XVCORE	✓	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6459	1	SCHEM,MLB,PB17 INCH	SCH1	
820-1524	1	PCBF,MLB,PB17 INCH	PCB1	

DIMENSIONS ARE IN MILLIMETERS


XX : _____

X.XX : _____

X.XXX : _____


ANGLES : _____

DO NOT SCALE DRAWING


 THIRD ANGLE PROJECTION

METRIC

DRAFTER	DESIGN CK
ENG APPD	MFG APPD
QA APPD	DESIGNER
RELEASE	SCALE
NONE	
MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D

 Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SCHEM, MLB, PB17 INCH

DRAWING NUMBER 401258 REV. AA

SHT 1 OF 44



POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT	OF	
NONE	3	44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES


ASICS HEATSINK MOUNTS




CHASSIS MOUNTS




SPEAKER CLIPS



CONDUCTIVE MOUNTS




GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	4 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2733	1	IC,APOLLO7,1.X,1.33GHZ,1.XV CORE,85C	U43	CRITICAL	1_30_VCORE
337S2807	1	IC,APOLLO7,1.X,1.33GHZ,1.32V CORE,85C	U43	CRITICAL	1_32_VCORE

OMIT
U43
800MHZ
APOLLO_MPC7445_360
BGA
 (1 OF 3)
MPC7447

MPC7447 MAXBUS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D DRAWING NUMBER: 401258 SCALE: NONE	REV. AA SHT 5 OF 44
---------------------	--	------------------------

BOOT BANGER - LMU PERORMS THIS FUNCTION IF NEEDED
SEE PAGE 22

```

36 CPU_DATA<0> R15 D0
36 CPU_DATA<1> W15 D1
36 CPU_DATA<2> T14 D2
36 CPU_DATA<3> V16 D3
36 CPU_DATA<4> W16 D4
36 CPU_DATA<5> T15 D5
36 CPU_DATA<6> U15 D6
36 CPU_DATA<7> F14 D7
36 CPU_DATA<8> V13 D8
36 CPU_DATA<9> W13 D9
36 CPU_DATA<10> T13 D10
36 CPU_DATA<11> P13 D11
36 CPU_DATA<12> U14 D12
36 CPU_DATA<13> W14 D13
36 CPU_DATA<14> R12 D14
36 CPU_DATA<15> T12 D15
36 CPU_DATA<16> W12 D16
36 CPU_DATA<17> V12 D17
36 CPU_DATA<18> N11 D18
36 CPU_DATA<19> N10 D19
36 CPU_DATA<20> R11 D20
36 CPU_DATA<21> U11 D21
36 CPU_DATA<22> W11 D22
36 CPU_DATA<23> T11 D23
36 CPU_DATA<24> R10 D24
36 CPU_DATA<25> N9 D25
36 CPU_DATA<26> P10 D26
36 CPU_DATA<27> U10 D27
36 CPU_DATA<28> R9 D28
36 CPU_DATA<29> W10 D29
36 CPU_DATA<30> U9 D30
36 CPU_DATA<31> V9 D31
36 CPU_DATA<32> W5 D32
36 CPU_DATA<33> U6 D33
36 CPU_DATA<34> T5 D34
36 CPU_DATA<35> U5 D35
36 CPU_DATA<36> W7 D36
36 CPU_DATA<37> R6 D37
36 CPU_DATA<38> P7 D38
36 CPU_DATA<39> V6 D39
36 CPU_DATA<40> F17 D40
36 CPU_DATA<41> R19 D41
36 CPU_DATA<42> V18 D42
36 CPU_DATA<43> R18 D43
36 CPU_DATA<44> V19 D44
36 CPU_DATA<45> T19 D45
36 CPU_DATA<46> U19 D46
36 CPU_DATA<47> W19 D47
36 CPU_DATA<48> U18 D48
36 CPU_DATA<49> W17 D49
36 CPU_DATA<50> W18 D50
36 CPU_DATA<51> T16 D51
36 CPU_DATA<52> T18 D52
36 CPU_DATA<53> T17 D53
36 CPU_DATA<54> W3 D54
36 CPU_DATA<55> V17 D55
36 CPU_DATA<56> U4 D56
36 CPU_DATA<57> U8 D57
36 CPU_DATA<58> U7 D58
36 CPU_DATA<59> R7 D59
36 CPU_DATA<60> P6 D60
36 CPU_DATA<61> R8 D61
36 CPU_DATA<62> W8 D62
36 CPU_DATA<63> T8 D63

```

OMIT
U43
 800MHZ
 BGA
 (2 OF 3)
 APOLLO_MPC7445_360

```

NC T3 DP0
NC W4 DP1
NC T4 DP2
NC W9 DP3
NC M6 DP4
NC V3 DP5
NC N8 DP6
NC W6 DP7

```

```

NC F18 NC_F18
NC F17 NC_F17
NC F19 NC_F19
NC H19 NC_H19
NC H18 NC_H18
NC H17 NC_H17
NC H16 NC_H16
NC E19 NC_E19
NC D18 NC_D18
NC F16 NC_F16
NC G16 NC_G16
NC D19 NC_D19
NC F15 NC_F15
NC G19 NC_G19
NC E16 NC_E16
NC D17 NC_D17
NC D16 NC_D16

```

OMIT
U43
 800MHZ
 BGA
 (3 OF 3)
 APOLLO_MPC7445_360

```

NC P15 NC_P15
NC L15 NC_L15
NC N15 NC_N15
NC P18 NC_P18
NC N14 NC_N14
NC M14 NC_M14
NC M17 NC_M17
NC N13 NC_N13
NC N16 NC_N16
NC M19 NC_M19
NC M16 NC_M16
NC P19 NC_P19
NC N17 NC_N17
NC M15 NC_M15
NC L17 NC_L17
NC L14 NC_L14
NC K15 NC_K15
NC J14 NC_J14
NC J18 NC_J18
NC J19 NC_J19
NC J15 NC_J15
NC K19 NC_K19
NC J16 NC_J16
NC H15 NC_H15
NC L16 NC_L16
NC P16 NC_P16
NC M18 NC_M18
NC L19 NC_L19
NC L18 NC_L18
NC K18 NC_K18
NC J17 NC_J17
NC K16 NC_K16
NC C19 NC_C19
NC D15 NC_D15
NC G15 NC_G15
NC C18 NC_C18
NC A16 NC_A16
NC B19 NC_B19
NC A19 NC_A19
NC D14 NC_D14
NC E15 NC_E15
NC B15 NC_B15
NC B17 NC_B17
NC C17 NC_C17
NC C16 NC_C16
NC G13 NC_G13
NC E14 NC_E14
NC H14 NC_H14
NC G14 NC_G14
NC C15 NC_C15
NC A17 NC_A17
NC G12 NC_G12
NC F14 NC_F14
NC F13 NC_F13
NC E13 NC_E13
NC B16 NC_B16
NC A15 NC_A15
NC C14 NC_C14
NC A18 NC_A18
NC A13 NC_A13
NC F12 NC_F12
NC A14 NC_A14
NC G11 NC_G11
NC C13 NC_C13

```

```


NC N12 NC_N12
NC N18 NC_N18
NC K17 NC_K17
NC N19 NC_N19
NC B18 NC_B18
NC E12 NC_E12
NC B13 NC_B13
NC B14 NC_B14
NC A6 NC_A6

```

MPC7447 / BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT		OF
NONE	6		44

CPU FREQUENCY CONFIGURATION


APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG
	167MHZ	133MHZ	4 0123 E ABCD HEX
0.0X	PLL OFF		0 1111 0F
1.0X	PLL BYPASS		0 0011 03
2.0X	333	267	0 0100 04
3.0X	500	400	0 1000 08
4.0X	667	533	0 1010 0A
5.0X	833	667	0 1011 0B
5.5X	917	733	0 1001 09
6.0X	1000	800	0 1101 0D
6.5X	1083	867	0 0101 05
7.0X	1167	933	0 0010 02
7.5X	1250	1000	0 0001 01
8.0X	1333	1067	0 1100 0C
8.5X	1417	1133	0 0110 06
9.0X	1500	1200	1 0111 17
9.5X	1583	1267	0 0111 07
10.0X	1667	1333	1 1010 1A
10.5X	1750	1400	1 1000 18
11.0X	1833	1467	1 1001 19
11.5X	1917	1533	0 0000 00
12.0X	2000	1600	1 1011 1B
12.5X	2083	1667	1 1111 1F
13.0X	2167	1733	1 0101 15
13.5X	2250	1800	0 1110 0E
14.0X	2333	1867	1 1100 1C
15.0X	2500	2000	1 0001 11
16.0X	2667	2133	1 1101 1D
17.0X	2833	2267	1 0000 10
18.0X	3000	2400	1 0010 12
20.0X	3333	2667	1 0011 13
21.0X	3500	2800	1 0100 14
24.0X	4000	3200	1 0110 16
28.0X	4667	3733	1 1110 1E

CPU PLL CONFIG CIRCUITRY



CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	MAX BUS MODE
	LOW	2.5V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 401258 REV: AA

SCALE: NONE SHT: 7 OF 44


INTREPID BOOT STRAPS

D
C
B
A




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
 1/ D47 - SELAGPSPRADCLK - SLEEP/WAKE CYCLE REQUIRED
 2/ D46 - SELPCISPRADCLK - SLEEP/WAKE CYCLE REQUIRED
 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT
 IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT	8 OF	44
NONE			

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

Table of pin connections for INTREPID-REV2.1, including MEM_DATA, DDR_DATA, DDR_A, DDR_BA, DDR_CS, DDR_DQS, DDR_DM, DDR_DM0-7, DDRAS, DDRCAS, DDRWE, DDRCKE0-3, DDRSELHI, DDRSELLO, DDRSELLO_1, DDR_MCLK, DDR_REF, and DDR_VREF.


U45 INTREPID-REV2.1 BGA (2 OF 9)

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS CS CKE ADDR CNTL



1MB BOOT ROM





Table with columns: PART#, QTY, DESCRIPTION, REFERENCE DESIGNATOR(S), CRITICAL, BOM OPTION. Row 1: 341S1255, 1, BOOTROM, P84, U17, CRITICAL, ?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: APPLE COMPUTER INC., SCALE, D, DRAWING NUMBER, SHT, REV. Row 1: APPLE COMPUTER INC., NONE, D, 401258, 9 OF, AA



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401258	REV.	AA
	SCALE	NONE	SHT	10	OF	44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"

SLOT "B"

FOR RETURN CURRENT

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	11 OF 44

AGP PULL-UPS/PULL DOWNS

D

D

C


C

B


B

A


A





PCI PULL-UPS



AGP I/O REFERENCE



SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS



INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401258	REV.	AA
	SCALE	NONE	SHT	12 OF 44		



BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TDI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 401258 REV: AA

SCALE: NONE SHT: 13 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5, 1/16W, 0402, SM	R100	NO_SSCG

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0004	197S0035		Y1	ALT FOR SIWARD


HWPLL_TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_SYNC_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	401258	REV.	AA
SCALE	NONE	SHT	14 OF 44		



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 401258	REV. AA
	SCALE NONE	SHT 15 OF 44	





Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT		OF
NONE	16		44

PCI1510 PULL-UPS




THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSEUDO-D3COLD


MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR



TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON +VCC_CBUS_SW



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 401258	REV. AA
	SCALE NONE	SHT 17 OF 44	





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0133	1	IC,ATI,M10,NO HEATSPREADER	U44	CRITICAL	?

D

C

B

A



M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	18 44


TMDS TERMINATION
TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE
TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

D

C

B

A




M10 CORE PWR/LVDS/TMDS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401258	AA
SCALE	SHT	REV.
NONE	19 OF 44	




SIL1162 DVI TRANSMITTER



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	20 OF 44



GPU POWER SOURCES - 1.5V, 1.8V, 2.5V & 3.3V


M10 POWER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401258	AA
SCALE	SHT	REV.
NONE	21 OF 44	



ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

DVI POWER SWITCH

D

C

B




A

D

C

B

A







Power key detect path when system is shutdown or asleep.. DDC CLK is isolated from NV17M DURING SHUTDOWN. When power key on remote device is pressed, +5V will be driven into DDC CLK. Since host rails will be low, TP0610 will turn on, driving SOFT_PWR_ON L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC_CLK. Isolation will be disabled as well.

Power key detect path when system is turning.. HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to 5V. COMPARATOR ENABLED BY SW17MAP GPIO.




Pulldown prevents 3904 from turning on when DVI monitor has active, self-powered DDC clock pullup.

NEED PULL-DOWN BECAUSE THIS SIGNAL IS TRISTATED INITIALLY

TMSD FILTERING PLACE CLOSE TO CONNECTOR



S-VIDEO/COMP OUT INTERFACE



VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401258	AA
SCALE	SHT	
NONE	22	44




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC, LMU, P84	U52	CRITICAL	?

MLB - ALS SENSOR




LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SIWARD

BOOT BANGER E2PROM




SLEEP LED




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBRANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBRANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)


SPIDEY FLEX




KEYBOARD PULLUPS



LMU PULL-DOWNS



KB LED DRIVER



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	D	401258	REV.	AA
	SCALE	NONE	SHT	23 OF 44	

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB



INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT	24 OF 44	
NONE			

IOCHRDRY - UATA100 REQUIRES PULL-UP TO 3.3V

SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER
SND - INTREPID

D

C

B

A

8

7

6

5

4

3

2

1

8


7

6


5

4

3



PLACE XW9 CLOSE TO 5V SWITCHER (U27)
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY



FAN INTERFACE


KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER


www.vinafix.vn

MODEM


SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM




FAN CONTROLLER




THERM ISOLATION




SERIAL DEBUG INTERFACE




DEBUG POWER BUTTON




DEBUG JUMPERS



RIGHT FAN (GPU)



LEFT FAN (CPU)




FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	25 OF 44


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD



USB 2.0

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 I I NOT TO REPRODUCE OR COPY IT
 I I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	26 OF 44



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACE CLOSE TO ETHERNET CONNECTOR

Short shielded RJ-45

U49
88E1111
BCC

J17
RJ45
RT-TH

SEE CONFIG TABLES (BELOW)

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0037	ALTERNATE	Y3	
197S0603	197S0037	ALTERNATE	Y3	ALT FOR SIWARD

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D DRAWING NUMBER: 401258 SCALE: NONE	REV: AA SHT: 27 OF 44
---------------------	--	--------------------------




DSX STRAP OPTIONS
 0 -> BILINGUAL PORT
 1 -> A-ONLY PORT

FIREWIRE
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	28 OF 44


PORT POWER SWITCH








PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	

CPU_VCORE_HI_OC/PMU_AP should have a pulldown for coming out of reset. MIB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pulldown since both are off during PMU reset.



UNDERVOLTAGE RESET CIRCUIT



Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD

PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D 401258 REV: AA

SCALE: NONE SHT: 30 OF 44

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL

DC INRUSH LIMITER

PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460

IMSEC INTEGRATION TIME

BATTERY SWITCH-OVER CIRCUIT




SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



BATTERY CONNECTOR

CRITICAL
J25
87438-0833

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

V_{BATT} = CELLS X (4.096 + (0.4096 * V_{VTCL} / V_{REFIN}))

For 4.15V cells, V_{VTCL} = 0.123 V_{REFIN}

For 4.20V cells, V_{VTCL} = 0.245 V_{REFIN}

I_{CHG} = (0.2048/R₆₂) * (V_{ICTL} / V_{REFIN})

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	31 OF 44

D

C

B

A


D

C


B

A


12.8V PBUS SUPPLY



BACKUP BATTERY / USB CONNECTOR



PMU SUPPLY




12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	SHT	32 44	
NONE			

3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD
 220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE


PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

VOLTAGE

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)



+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	33 44

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V 1.30V -> 1.10V



OUTPUT VOLTAGE

V _{DAC}	D4=0	D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0	0
1.95	1.250	0	0	0	0	1
1.90	1.225	0	0	0	1	0
1.85	1.200	0	0	1	1	1
1.80	1.175	0	1	0	0	0
1.75	1.150	0	1	0	1	1
1.70	1.125	0	1	1	0	0
1.65	1.100	0	1	1	1	1
1.60	1.075	1	0	0	0	0
1.55	1.050	1	0	0	1	1
1.50	1.025	1	0	1	0	0
1.45	1.000	1	0	1	1	1
1.40	0.975	1	1	0	0	0
1.35	0.950	1	1	0	1	1
1.30	0.925	1	1	1	0	0
NO CPU	NO CPU	1	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER


This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$, HENCE $V_{OFFSET} = 2.0V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11484023	1	RESISTOR	R321	?	1_30_VCORE
11486343	1	RESISTOR	R321	?	1_32_VCORE

FMAX CONNECTOR



VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	34 OF 44

1.5V/2.5V SWITCHER



1.8V SWITCHER



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401258	AA
SCALE	NONE	SHT	35 44

D
DIGITAL SIGNALS
C
B
A

GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM		
MAXBUS	CPU_AACK_L			250.0000	10 MIL SPACING		83 MHZ	9 9	
	CPU_ADDR<0..31>	5		250				9 9	
	CPU_ARTRY_L			250.0000	10 MIL SPACING			9 9	
	CPU_BG_L			250.0000	10 MIL SPACING			9 9	
	CPU_BR_L			250.0000	10 MIL SPACING			9 9	
	CPU_CI_L		5		250.0000			9 9	
	CPU_DATA<0..31>		5		250		83 MHZ	6 9	
	CPU_DATA<32..63>		5		250		83 MHZ	6 9	
	CPU_DBG_L		5		250.0000	10 MIL SPACING		9 9	
	CPU_DTI<0..2>		5		250			9 9	
	CPU_DRDY_L				250.0000	10 MIL SPACING		9 9	
	CPU_DRDY_L_UP				250.0000	10 MIL SPACING		9 9	
	CPU_GBL_L		5		250.0000			9 9	
	CPU_HIT_L				250.0000	10 MIL SPACING		9 9	
	CPU_OACK_L		5		250.0000	10 MIL SPACING		9 9	
	CPU_QREQ_L				250.0000	10 MIL SPACING		9 9	
	CPU_TA_L				250.0000	10 MIL SPACING		9 9	
	CPU_TBST_L		5		250.0000	10 MIL SPACING		9 9	
	CPU_TEA_L				250.0000			9 9	
	CPU_TS_L				250.0000	10 MIL SPACING		9 9	
	CPU_TS12<0..2>		5		250			9 9	
	CPU_TT<0..4>		5		250			9 9	
	CPU_WF_L		5		250.0000			9 9	

GROUP 0	MEM_DATA<7..0>	4		200			167 MHZ	9 10	
	RAM_DATA_A<7..0>	4		200			167 MHZ	10 11	
	RAM_DATA_B<7..0>	4		200			167 MHZ	10 11	
	MEM_DQS<0>	TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
	RAM_DQS_A<0>	4		200				9 10	
	RAM_DQS_B<0>	4		200				10 11	
	MEM_DQM<0>	4		200				9 10	
	RAM_DQM_A<0>	4		200				10 11	
	RAM_DQM_B<0>	4		200				10 11	
	MEM_DATA<15..8>	4		200			167 MHZ	9 10	
	RAM_DATA_A<15..8>	4		200			167 MHZ	10 11	
	RAM_DATA_B<15..8>	4		200			167 MHZ	10 11	
	MEM_DQS<1>	TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
	RAM_DQS_A<1>	4		200				9 10	
RAM_DQS_B<1>	4		200				10 11		
MEM_DQM<1>	4		200				9 10		
RAM_DQM_A<1>	4		200				10 11		
RAM_DQM_B<1>	4		200				10 11		
GROUP 2/3	MEM_DATA<31..16>	4		200			167 MHZ	9 10	
	RAM_DATA_A<31..16>	4		200			167 MHZ	10 11	
	RAM_DATA_B<31..16>	4		200			167 MHZ	10 11	
	MEM_DQS<3..2>	TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
	RAM_DQS_A<3..2>	4		200			167 MHZ	9 10	
	RAM_DQS_B<3..2>	4		200			167 MHZ	10 11	
DDR RAM	MEM_DQM<3..2>	4		200			167 MHZ	9 10	
	RAM_DQM_A<3..2>	4		200			167 MHZ	10 11	
	RAM_DQM_B<3..2>	4		200			167 MHZ	10 11	
	GROUP 4/5	MEM_DATA<47..32>	4		200			167 MHZ	9 10
		RAM_DATA_A<47..32>	4		200			167 MHZ	10 11
		RAM_DATA_B<47..32>	4		200			167 MHZ	10 11
MEM_DQS<5..4>		TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
RAM_DQS_A<5..4>		4		200			167 MHZ	9 10	
RAM_DQS_B<5..4>		4		200			167 MHZ	10 11	
GROUP 6	MEM_DQM<5..4>	4		200			167 MHZ	9 10	
	RAM_DQM_A<5..4>	4		200			167 MHZ	10 11	
	RAM_DQM_B<5..4>	4		200			167 MHZ	10 11	
	MEM_DATA<55..48>	4		200			167 MHZ	9 10	
	RAM_DATA_A<55..48>	4		200			167 MHZ	10 11	
	RAM_DATA_B<55..48>	4		200			167 MHZ	10 11	
GROUP 7	MEM_DQS<6>	TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
	RAM_DQS_A<6>	4		200				9 10	
	RAM_DQS_B<6>	4		200				10 11	
	MEM_DQM<6>	4		200				9 10	
	RAM_DQM_A<6>	4		200				10 11	
	RAM_DQM_B<6>	4		200				10 11	
	MEM_DATA<63..56>	4		200			167 MHZ	9 10	
	RAM_DATA_A<63..56>	4		200			167 MHZ	10 11	
	RAM_DATA_B<63..56>	4		200			167 MHZ	10 11	
	MEM_DQS<7>	TOTAL LENGTH CONTROLLED BY SPREADSHEET							9 10
	RAM_DQS_A<7>	4		200				9 10	
	RAM_DQS_B<7>	4		200				10 11	
ADDR	MEM_DQM<7>	4		200				9 10	
	RAM_DQM_A<7>	4		200				10 11	
	RAM_DQM_B<7>	4		200				10 11	
	MEM_ADDR<12..0>	4		200			83 MHZ	9	
	RAM_ADDR<12..0>	6		200				9 11	
	MEM_BA<1..0>	4		200				9	
	RAM_BA<1..0>	6		200				9 11	
	CONTROL	MEM_CS_L<3..0>	4		200				9
		RAM_CS_L<3..0>	6		200				9 11
		MEM_CKE<3..0>	4		200				9
		RAM_CKE<3..0>	6		200				9 11
		MEM_RAS_L	4		200				9
RAM_RAS_L		200.0000						9 11	
MEM_CAS_L		4		200				9	
RAM_CAS_L		200.0000						9 11	
MEM_WE_L		4		200				9	
RAM_WE_L		200.0000						9 11	
MEM_MUXSEL_H<1..0>		3		200				9 10	
MEM_MUXSEL_L<1..0>		3		200				9 10	
RAM_MUXSEL_H	5		200				10		
RAM_MUXSEL_L	5		200				10		

CLOCK LINE CONSTRAINTS

GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE_PARAM		
INTREPID CLOCKS	SYSCLK_CPU_UP				10 MIL SPACING		9	
	SYSCLK_CPU			200.0000	10 MIL SPACING		9 9	
	INT_CPUFB_OUT				10 MIL SPACING		9 9	
	INT_CPUFB_OUT_SHORT				10 MIL SPACING		9 9	
	INT_CPUFB_OUT_NORM				10 MIL SPACING		9 9	
	INT_CPUFB_IN_NORM				10 MIL SPACING		9 9	
	INT_CPUFB_LONG				10 MIL SPACING		9 9	
	INT_CPUFB_IN				200.0000	10 MIL SPACING		9 9

	SYSCLK_DDRCLK_A0_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_A0_L_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_A1_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_A1_L_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_B0_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_B0_L_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_B1_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_B1_L_UP				200.0000	10 MIL SPACING		9 9
	SYSCLK_DDRCLK_A0	DDRCLK_A0	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_A0_L	DDRCLK_A0	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_A1	DDRCLK_A1	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_A1_L	DDRCLK_A1	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_B0	DDRCLK_B0	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_B0_L	DDRCLK_B0	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_B1	DDRCLK_B1	3		200.0000	10 MIL SPACING		9 11
	SYSCLK_DDRCLK_B1_L	DDRCLK_B1	3		200.0000	10 MIL SPACING		9 11

	INT_REF_CLK_OUT		3		200.0000	10 MIL SPACING		14
	INT_REF_CLK_IN				200.0000	10 MIL SPACING		14
	CLK66M_GPU_AGP_UP				200.0000	10 MIL SPACING		12
	CLK66M_GPU_AGP		4		200.0000	10 MIL SPACING		12 18
	INT_AGP_FB_OUT				200.0000	10 MIL SPACING		12 18
	INT_AGP_FB_IN		4		200.0000	10 MIL SPACING		12
	CLK33M_CBUS_UP				200.0000	10 MIL SPACING		12
	CLK33M_CBUS	SHOULD BE AT MOST 4 VIAS FOR CLK	6		200.0000	10 MIL SPACING		12 17
	CLK33M_AIRPORT_UP				200.0000	10 MIL SPACING		12
	CLK33M_AIRPORT	SHOULD BE AT MOST 4 VIAS FOR CLK	6		200.0000	10 MIL SPACING		12 24 39
	CLK33M_USB2_UP				200.0000	10 MIL SPACING		12
	CLK33M_USB2	SHOULD BE AT MOST 4 VIAS FOR CLK	6		200.0000	10 MIL SPACING		12 26
	INT_PCI_FB_OUT				200.0000	10 MIL SPACING		12
	INT_PCI_FB_IN		3		200.0000	10 MIL SPACING		12

	MAP31	GPU_CLK27M_OUT				10 MIL SPACING		
		GPU_CLK27M_UP				10 MIL SPACING		
GPU_SSCLK_UP					10 MIL SPACING			
GPU_SSCLK_IN					10 MIL SPACING			
GPU_FBCLK0					10 MIL SPACING			
GPU_FBCLK0_L					10 MIL SPACING			
GPU_FBCLK1					10 MIL SPACING			
GPU_FBCLK1_L					10 MIL SPACING			
GPU_DVO_CLKP							19 20	

CRYSTALS	CLK27M_GPU_XOUT				10 MIL SPACING			
	CLK27M_XTAL_IN				10 MIL SPACING			
	CLK27M_GPU_XIN				10 MIL SPACING			
	CLK18M_INT_XIN				10 MIL SPACING			14
	CLK18M_INT_XOUT				10 MIL SPACING			14
	CLK18M_XTAL_IN				10 MIL SPACING			14
	CLK18M_INT_EXT				10 MIL SPACING			14
	CLK25M_ENET_XIN				10 MIL SPACING			27
	CLK25M_ENET_XOUT				10 MIL SPACING			27
	NEC_XT1				10 MIL SPACING			26
NEC_XT2	THESE'S ANOTHER 280MIL LEG			10 MIL SPACING			26	

SOUND	SND_SCLK	7		200.0000	10 MIL SPACING		14 25 39	
	SND_CLKOUT			200.0000	10 MIL SPACING		14 25 39	

ETHERNET MARVELL	CLKENET_PHY_RX				10 MIL SPACING		27	
	CLKENET_LINK_RX	3		200.0000	10 MIL SPACING		13 27	
	CLKENET_PHY_GBE_REF				200.0000		27	
	CLKENET_LINK_GBE_REF	3		200.0000	10 MIL SPACING		13 27	
	CLKENET_PHY_TX				200.0000		27	
	CLKENET_LINK_TX	5		200.0000	10 MIL SPACING		13 27	
	CLKENET_LINK_GTX				200.0000		13	
CLKENET_PHY_GTX	3		200.0000	10 MIL SPACING		13 27		

FIREWIRE	CLKFW_PHY_PCLK				10 MIL SPACING		28	
	CLKFW_LINK_PCLK	3		200.0000	10 MIL SPACING		13 28	
	CLKFW_PHY_LCLK	3		200.0000	10 MIL SPACING		13 28	
	CLKFW_LINK_LCLK				200.0000		13	
	FW_XI				200.0000	10 MIL SPACING		28
FW_OSC				200.0000	10 MIL SPACING		28	

SIGNAL CONSTRAINTS - PAGE 1

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
		D	401258	AA
SCALE	NONE	SHT	36	OF
			44	

8 7 6 5 4 3 2 1

Digital Signals (cont'd)

GROUP	SIG_NAME	DELAY_RULE	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM			
AGP	AGP AD<15..0>		5	100				66 MHz	12 18		
	AGP CBE<1..0>		5	100				66 MHz	12 18		
	AGP AD_STB<0>		4	100		8 MIL SPACING			12 18		
	AGP AD_STB<1>		4	100		8 MIL SPACING			12 18		
	AGP AD_STB<2>		5	100				66 MHz	12 18		
	AGP AD_STB<3>		5	100				66 MHz	12 18		
	AGP AD_STB<4>		4	100		8 MIL SPACING			12 18		
	AGP AD_STB<5>		4	100		8 MIL SPACING			12 18		
	AGP AD_STB<6>		4	100		8 MIL SPACING			12 18		
	AGP AD_STB<7>		5	100				66 MHz	12 18		
	AGP SB_STB<0>				100.0000		8 MIL SPACING			12 18	
	AGP SB_STB<1>				100.0000		8 MIL SPACING			12 18	
	AGP FRAME_L				250.0000					12 18	
	AGP TRDY_L				250.0000					12 18	
	AGP DEVSEL_L				250.0000					12 18	
	AGP STOP_L				250.0000					12 18	
	AGP PAR				250.0000					12 18	
	AGP REQ_L				285.0000					12 18	
	AGP GNT_L				250.0000					12 18	
	AGP RBF_L				250.0000					12 18	
	GPU DV0_HSVMC				250.0000					19 20	
	GPU DV0_VSYNC				250.0000					19 20	
	PCI	PCI AD<31..0>					MIN DAISY CHAIN		33 MHz	9 12 17 24 26 39	
		PCI CBE<3..2>					MIN DAISY CHAIN		33 MHz	12 17 24 26 39	
		PCI FRAME_L					MIN DAISY CHAIN			12 17 24 26 39	
	PCI TRDY_L					MIN DAISY CHAIN			12 17 24 26 39		
	PCI TRDY_L					MIN DAISY CHAIN			12 17 24 26 39		
	PCI DEVSEL_L					MIN DAISY CHAIN			12 17 24 26 39		
	PCI STOP_L					MIN DAISY CHAIN			12 17 24 26 39		
	PCI PAR					MIN DAISY CHAIN			12 17 24 26 39		
ULTRA ATA-100	UIDE DATA<15..8>							100 MHz	13 24		
	UIDE DATA<7>							100 MHz	13 24		
	UIDE DATA<6..0>							100 MHz	13 24		
	UIDE ADDR<2..0>							100 MHz	13 24		
	UIDE RST_L								13 24		
	UIDE DIOW_L								13 24		
	UIDE DIOR_L								13 24		
	UIDE DMACK_L								13 24		
	UIDE CS0_L								13 24		
	UIDE CS1_L								13 24		
	UIDE DMAREQ								13		
	UIDE IOCHRDY								13		
	UIDE INTRQ								13		
	HD DATA<15..0>							100 MHz	24		
	HD ADDR<2..0>							100 MHz	24		
	HD BESET_L								24		
	HD DIOW_L								24		
	HD DIOR_L								24		
	HD DMACK_L								24		
	HD CS0_L								24		
	HD CS1_L								24		
	HD DMAREQ								13 24		
	HD IOCHRDY								24		
	HD INTRQ								13 24		
EIDE INTREPID	EIDE DATA<15..0>							33 MHz	13 24		
	EIDE ADDR<2..0>							33 MHz	13 24		
	EIDE CS0_L								13 24		
	EIDE CS1_L								13 24		
	EIDE RD_L								13 24		
	EIDE WR_L								13 24		
	EIDE IOCHRDY								13 24		
	EIDE INT								13 24		
	EIDE RST_L								13 24		
	EIDE DMACK_L								13 24		
	EIDE DMAREQ								13 24		
OPTICAL	EIDE OPTICAL DATA<15..0>							33 MHz	24 39		
	EIDE OPTICAL ADDR<2..0>							33 MHz	24 39		
	EIDE OPTICAL CS0_L								24 39		
	EIDE OPTICAL CS1_L								24 39		
	EIDE OPTICAL RD_L								24 39		
	EIDE OPTICAL WR_L								24 39		
	EIDE OPTICAL IOCHRDY								24 39		
	EIDE OPTICAL INT								24 39		
	EIDE OPTICAL RST_L								24 39		
	EIDE OPTICAL DMAACK_L								24 39		
	EIDE OPTICAL DMAREQ								24 39		
ETHERNET MII	ENET_LINK_RXD<7..0>								13 27		
	ENET_RX_DV								13 27		
	ENET_RX_ER								13 27		
	ENET_PHY_TXD<7..0>								13 27		
	ENET_LINK_TXD<7..0>								13 27		
	ENET_PHY_TX_ER								13 27		
	ENET_LINK_TX_EN								13 27		
	ENET_LINK_TX_EN								13 27		
	ENET_MDIO								13 27		
	ENET_MDC								13 27		
	ENET_COL								13 27		
	ENET CRS								13 27		
FIREWIRE MII	FW_LINK_DATA<7..0>								13 28		
	FW_PHY_DATA<7..0>								28		
	FW_LINK_CNTL<1..0>								13 28		
	FW_PHY_CNTL<1..0>								28		
	FW_LINK_LREQ								13 28		
	FW_PHY_LREQ								13 28		
	FW_PINT								13 28		

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL PAIR	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS
ETHERNET	MDI M<0>	ENET_MD10			
	MDI P<0>	ENET_MD10			
	MDI M<1>	ENET_MD11			
	MDI P<1>	ENET_MD11			
	MDI M<2>	ENET_MD12			
	MDI P<2>	ENET_MD12			
	MDI M<3>	ENET_MD13			
	MDI P<3>	ENET_MD13			
	RJ45 DN<0>	RJ45_DP0			
	RJ45 DP<0>	RJ45_DP0			
	RJ45 DN<1>	RJ45_DP1			
	RJ45 DP<1>	RJ45_DP1			
	RJ45 DN<2>	RJ45_DP2			
	RJ45 DP<2>	RJ45_DP2			
	RJ45 DN<3>	RJ45_DP3			
	RJ45 DP<3>	RJ45_DP3			
	FW TPA0N	FW_TPA0			
	FW TPA0P	FW_TPA0			
	FW TPB0N	FW_TP00			
	FW TPB0P	FW_TP00			
	FW TP10N	FW_TP10			
	FW TP10P	FW_TP10			
	FW TP20N	FW_TP20			
	FW TP20P	FW_TP20			
	FW TP30N	FW_TP30			
FW TP30P	FW_TP30				
FW TP40N	FW_TP40				
FW TP40P	FW_TP40				
FW TP50N	FW_TP50				
FW TP50P	FW_TP50				
FW TP60N	FW_TP60				
FW TP60P	FW_TP60				
FW TP70N	FW_TP70				
FW TP70P	FW_TP70				
FW TP80N	FW_TP80				
FW TP80P	FW_TP80				
FW TP90N	FW_TP90				
FW TP90P	FW_TP90				
FW TP01N	FW_TP01				
FW TP01P	FW_TP01				
FW TP02N	FW_TP02				
FW TP02P	FW_TP02				
FW TP03N	FW_TP03				
FW TP03P	FW_TP03				
FW TP04N	FW_TP04				
FW TP04P	FW_TP04				
FW TP05N	FW_TP05				
FW TP05P	FW_TP05				
FW TP06N	FW_TP06				
FW TP06P	FW_TP06				
FW TP07N	FW_TP07				
FW TP07P	FW_TP07				
FW TP08N	FW_TP08				
FW TP08P	FW_TP08				
FW TP09N	FW_TP09				
FW TP09P	FW_TP09				
FW TP10N	FW_TP10				
FW TP10P	FW_TP10				
FW TP11N	FW_TP11				
FW TP11P	FW_TP11				
FW TP12N	FW_TP12				
FW TP12P	FW_TP12				
FW TP13N	FW_TP13				
FW TP13P	FW_TP13				
FW TP14N	FW_TP14				
FW TP14P	FW_TP14				
FW TP15N	FW_TP15				
FW TP15P	FW_TP15				
FW TP16N	FW_TP16				
FW TP16P	FW_TP16				
FW TP17N	FW_TP17				
FW TP17P	FW_TP17				
FW TP18N	FW_TP18				
FW TP18P	FW_TP18				
FW TP19N	FW_TP19				
FW TP19P	FW_TP19				
FW TP20N	FW_TP20				
FW TP20P	FW_TP20				
FW TP21N	FW_TP21				
FW TP21P	FW_TP21				
FW TP22N	FW_TP22				
FW TP22P	FW_TP22				
FW TP23N	FW_TP23				
FW TP23P	FW_TP23				
FW TP24N	FW_TP24				
FW TP24P	FW_TP24				
FW TP25N	FW_TP25				
FW TP25P	FW_TP25				
FW TP26N	FW_TP26				
FW TP26P	FW_TP26				
FW TP27N	FW_TP27				
FW TP27P	FW_TP27				
FW TP28N	FW_TP28				
FW TP28P	FW_TP28				
FW TP29N	FW_TP29				
FW TP29P	FW_TP29				
FW TP30N	FW_TP30				
FW TP30P	FW_TP30				
FW TP31N	FW_TP31				
FW TP31P	FW_TP31				
FW TP32N	FW_TP32				
FW TP32P	FW_TP32				
FW TP33N	FW_TP33				
FW TP33P	FW_TP33				

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
+ADAPTER_SENSE		VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TRACKPAD	+5V_TPADD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UF_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UF	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	KB LED	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
KBD_LED2_OUT		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
FAN GND	FAN1_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SOUND	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
I/O AREA	ENET_CTAP_CHGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
	CHGND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
INVERTER	CHGND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
	CHGND3	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
TRACKPAD	CHGND4	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
LVDS	CHGND5	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	
I/O AREA	CHGND6	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	REFERENCE	INT_MK_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	CARDBUS	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		INT_MK_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
ATI M10	UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=8	
	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SILICON IMIAGE	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+GPU_MRM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_I0	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_I0_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_PNLI0	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_GPU_VDDI5	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_VDDDI	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLI0	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLI0	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+GPU_VDDI5_UF	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+GPU_VDDI5_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
88E1111	+2V_SI_P1LVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+3V_SI_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+3V_SI_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
FW	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_SW	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP0	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_PORTA	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP1	VOLTAGE=3.3V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_UF	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PL1VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PL1400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PL1500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_TP00R	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
		5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
3V_RSNS		VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
3707_SGND		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10
CONTROL	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	MAX1715_TON	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	MAX1715_SKIP	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10	
	VCORE_DH	VOLTAGE=20	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_DL	VOLTAGE=20	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_ILIM	VOLTAGE=8	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_REF	VOLTAGE=8	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_CC	VOLTAGE=8	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
	VCORE_TIME	VOLTAGE=8	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10	
VCORE_VGATE	VOLTAGE=8	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10		
VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=10		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_TG	VOLTAGE=20	MIN_LINE		

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG ASIC_TMS 13 27	FUNC_TEST=YES TMDS_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 24 26 37	FUNC_TEST=YES PCI_PAR 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=YES KBD_X<9> 23 30	FUNC_TEST=YES +5V_INV_SW 22 38
FUNC_TEST=YES JTAG ASIC_TDI 13	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<0> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=YES KBD_Y<0> 23 30	FUNC_TEST=YES LEFT_USB_DM 24 26 37
FUNC_TEST=YES JTAG ASIC_TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<1> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=YES KBD_Y<1> 23 30	FUNC_TEST=YES LEFT_USB_DP 24 26 37
FUNC_TEST=YES JTAG ASIC_TCK 13 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 25	FUNC_TEST=YES PCI_AD<10> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<2> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=YES KBD_Y<2> 23 30	FUNC_TEST=YES RIGHT_USB_DM 24 26 37
FUNC_TEST=YES JTAG ASIC_TRST_L 13 27	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 25	FUNC_TEST=YES PCI_AD<11> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<3> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_IOCTLRDY 24 37	FUNC_TEST=YES KBD_Y<3> 23 30	FUNC_TEST=YES RIGHT_USB_DP 24 26 37
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 25 36	FUNC_TEST=YES PCI_AD<12> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 24	FUNC_TEST=YES EIDE_OPTICAL_INT 24 37	FUNC_TEST=YES KBD_Y<4> 23 30	FUNC_TEST=YES NEC_LEFT_USB_PWREN 24 26
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES PCI_AD<13> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 24	FUNC_TEST=YES TPAD_F_TXD 23	FUNC_TEST=YES KBD_Y<5> 23 30	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 24 26
FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES PCI_AD<14> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<14> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 24	FUNC_TEST=YES TPAD_F_RXD 23	FUNC_TEST=YES KBD_Y<6> 23 30	FUNC_TEST=YES NEC_RIGHT_USB_PWREN 24 26
FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 25	FUNC_TEST=YES PCI_AD<15> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_Y<7> 23 30	FUNC_TEST=YES NEC_RIGHT_USB_OVERCURRENT 24 26
FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 19 22 37	FUNC_TEST=YES SND_SCLK 14 25 36	FUNC_TEST=YES PCI_AD<16> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=YES COMM_RESET_L 14 25	FUNC_TEST=YES KBD_NUMLOCK_LED 23	FUNC_TEST=YES DCDC_EN 19 29 32 33 34
FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 19 22 37	FUNC_TEST=YES SND_HW_RESET_L 14 25	FUNC_TEST=YES PCI_AD<17> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=YES COMM_SHUTDOWN 14 25	FUNC_TEST=YES +BATT_POS 31 38	FUNC_TEST=YES BRANG_HRESET_L 23
FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 19 22 37	FUNC_TEST=YES SND_HP_SENSE_L 14 25	FUNC_TEST=YES PCI_AD<18> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=YES COMM_RING_DET_L 14 25 30	FUNC_TEST=YES BATT_CLK 31	FUNC_TEST=YES KBD_LED2_OUT 23 38
FUNC_TEST=YES JTAG_CPU_TRST_L 5 23 39	FUNC_TEST=YES LVDS_L1P 19 22 37	FUNC_TEST=YES SND_LIN_SENSE_L 14 25	FUNC_TEST=YES PCI_AD<19> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=YES KBD_ID 23 30	FUNC_TEST=YES BATT_DATA 31	FUNC_TEST=YES MAIN_RESET_L 14 17 18 20 24 26 30
	FUNC_TEST=YES LVDS_L2N 19 22 37	FUNC_TEST=YES INT_I2C_DATA2 14 25	FUNC_TEST=YES PCI_AD<20> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=YES +5V_TPAD_SLEEP 23 38	FUNC_TEST=YES BATT_NEG 31 38	FUNC_TEST=YES RF_DISABLE_L_SPM 24
	FUNC_TEST=YES LVDS_L2P 19 22 37	FUNC_TEST=YES INT_I2C_CLK2 14 25	FUNC_TEST=YES PCI_AD<21> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=YES +3V_HALL_EFFECT 23 38	FUNC_TEST=YES PMU_BATT_DET_L 30 31	FUNC_TEST=YES AIRPORT_CLKRUN_L 24
	FUNC_TEST=YES CLKLVDS_LN 19 22 37	FUNC_TEST=YES CHGND4 38	FUNC_TEST=YES PCI_AD<22> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=YES KBD_CAPSLOCK_LED 23	FUNC_TEST=YES FANR_GND 25 38	FUNC_TEST=YES ROM_RW_L 9 12 24
	FUNC_TEST=YES CLKLVDS_LE 19 22 37	FUNC_TEST=YES SLEEP_LED 23 25	FUNC_TEST=YES PCI_AD<23> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=YES KBD_FUNCTION_L 23 30	FUNC_TEST=YES COMM_DTE_L 14 25	FUNC_TEST=YES ROM_ONBOARD_CS_L 9 24
FUNC_TEST=YES INT_I2C_CLK0 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 37	FUNC_TEST=YES PCI_AD<24> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<24> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=YES KBD_CONTROL_L 23 30	FUNC_TEST=YES COMM_RXD 14 25	FUNC_TEST=YES ROM_CS_L 9 12 24
FUNC_TEST=YES INT_I2C_DATA0 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 37	FUNC_TEST=YES PCI_AD<25> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<25> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=YES KBD_COMMAND_L 23 30	FUNC_TEST=YES FANL_TACH 25	FUNC_TEST=YES CLK33M_AIRPORT 12 24 36
FUNC_TEST=YES INT_I2C_CLK1 13 14 25	FUNC_TEST=YES LVDS_U1N 19 22 37	FUNC_TEST=YES BT_USB_DM 14 24 37	FUNC_TEST=YES PCI_AD<26> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=YES KBD_OPTION_L 23 30	FUNC_TEST=YES FANR_PWM 25	FUNC_TEST=YES AIRPORT_IDSEL 24
FUNC_TEST=YES INT_I2C_DATA1 13 14 25	FUNC_TEST=YES LVDS_U1P 19 22 37	FUNC_TEST=YES BT_USB_DP 14 24 37	FUNC_TEST=YES PCI_AD<27> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=YES KBD_SHIFT_L 23 30	FUNC_TEST=YES FANL_PWM 25	FUNC_TEST=YES ROM_OE_L 9 12 24
FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 37	FUNC_TEST=YES MODEM_USB_DM 14 25 37	FUNC_TEST=YES PCI_AD<28> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=YES KBD_X<0> 23 30	FUNC_TEST=YES RJ45_DP<0> 27 37	FUNC_TEST=YES INT_MOD_DTI 14 25
FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 37	FUNC_TEST=YES MODEM_USB_DP 14 25 37	FUNC_TEST=YES PCI_AD<29> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=YES KBD_X<1> 23 30	FUNC_TEST=YES RJ45_DP<1> 27 37	FUNC_TEST=YES +24V_PBUS 38
FUNC_TEST=YES TMDS_DM<0> 20 22 37	FUNC_TEST=YES CLKLVDS_UN 19 22 37	FUNC_TEST=YES PCI_AD<30> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<30> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=YES KBD_X<2> 23 30	FUNC_TEST=YES RJ45_DP<2> 27 37	FUNC_TEST=YES GPU_VCORE 16 19 38
FUNC_TEST=YES TMDS_DP<0> 20 22 37	FUNC_TEST=YES CLKLVDS_UP 19 22 37	FUNC_TEST=YES PCI_AD<31> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<31> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<16> 24 37	FUNC_TEST=YES KBD_X<3> 23 30	FUNC_TEST=YES RJ45_DP<3> 27 37	FUNC_TEST=YES CPU_VCORE_SLEEP 5 34 38
FUNC_TEST=YES TMDS_DM<1> 20 22 37	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<32> 9 12 17 24 26 37	FUNC_TEST=YES PCI_FRAME_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RD_L 24 37	FUNC_TEST=YES KBD_X<4> 23 30	FUNC_TEST=YES RJ45_DM<2> 27 37	FUNC_TEST=YES MOD_BITCLK 14 25
FUNC_TEST=YES TMDS_DP<1> 20 22 37	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<33> 9 12 17 24 26 37	FUNC_TEST=YES PCI_TRDY_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 24 37	FUNC_TEST=YES KBD_X<5> 23 30	FUNC_TEST=YES RJ45_DP<3> 27 37	FUNC_TEST=YES CPU_VCORE_SLEEP 5 34 38
FUNC_TEST=YES TMDS_DM<2> 20 22 37	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<34> 9 12 17 24 26 37	FUNC_TEST=YES PCI_IRDY_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=YES KBD_X<6> 23 30	FUNC_TEST=YES RJ45_DM<3> 27 37	FUNC_TEST=YES MOD_CLKOUT 14 25
FUNC_TEST=YES TMDS_DP<2> 20 22 37	FUNC_TEST=YES TV_GND1 22 38	FUNC_TEST=YES PCI_AD<35> 9 12 17 24 26 37	FUNC_TEST=YES PCI_DEVSEL_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=YES KBD_X<7> 23 30	FUNC_TEST=YES RJ45_DP<4> 27 37	FUNC_TEST=YES VCORE_FB 34 38
FUNC_TEST=YES TMDS_CONN_CLKN 22 37	FUNC_TEST=YES TV_GND2 22 38	FUNC_TEST=YES PCI_AD<36> 9 12 17 24 26 37	FUNC_TEST=YES PCI_STOP_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=YES KBD_X<8> 23 30	FUNC_TEST=YES RJ45_DP<5> 27 37	FUNC_TEST=YES +1_8V_MAIN 38
				FUNC_TEST=YES SND_AMP_MUTE 25	FUNC_TEST=YES SRCLK_TP 26	FUNC_TEST=YES RJ45_DP<6> 27 37	FUNC_TEST=YES +3V_PMU 38
				FUNC_TEST=YES SND_HP_MUTE_INV 25	FUNC_TEST=YES SRMOD_TP 26	FUNC_TEST=YES RJ45_DP<7> 27 37	FUNC_TEST=YES SLEEP 23 25 30 33 35
					FUNC_TEST=YES TER_TP 26	FUNC_TEST=YES RJ45_DM<4> 27 37	FUNC_TEST=YES +5V_DDC_SLEEP 22 38
					FUNC_TEST=YES TEST_TP 26	FUNC_TEST=YES RJ45_DP<8> 27 37	FUNC_TEST=YES +12_8V_INV 22 38
						FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES 1778_VFB 19 38
						FUNC_TEST=YES VCORE_VID1	
						FUNC_TEST=YES VCORE_VID2	
						FUNC_TEST=YES VCORE_VID3	
						FUNC_TEST=YES VCORE_VID4	
						FUNC_TEST=YES VCORE_MIX_EN 34	

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	D 401258	AA	
SCALE NONE	SHT 39 OF 44		

REVISION HISTORY

REV 0.01 - 03/06/2003

3/3
1) Initial check-in of Enterprise schematic after conversion to Concept 14.2

3/10
2) added 8 new 10uF vcore caps
3) added jumpers at 1.5V, 1.8V, 2.5V, 3.3V, 5V, and PBUS supply outputs
4) added 8 more 0.1uF vcore bypass caps

3/11
5) removed dedicated boot banger circuit (U5400,U5200,RP46,U9,U1000)
6) updated firewall to phy to rev A part number
7) changed cpu PLL config to 1083/833
8) changed reset to U56 (clock slewing chip) to MAIN_RESET_L
9) changed C550 to 138S0536 to limit AVL
10) changed Vcore stuffing options to 1.4V/1.025V using analog mux to support slewing
11) changed stuffing to set Vcore offset to 0mV by default
12) changed comments to eliminate references to L3 in power supply section

3/18
13) changed stuffing options for GPU PCI ID to 0x319
14) changed R164 (DAC1RESET) to 107 ohm pulldown
15) added 10K pulldown to U43 pin A21
16) changed fan controller to ADT7460

3/19
17) added pads for 0.1uF cap from +Adapter to digital gnd for EMC
18) added pads for 0 ohm between chassis and digital gnd near ENET connector for EMC
19) corrected path to correct for last checkin
20) removed BOM table for MAB31
21) REMOVED ALL RELATIVE_PROPAGATION_DELAY AND PROPAGATION_DELAY PROPERTIES TO PREPARE FOR CONSTRAINT BACK ANNOTATION
22) changed CHGND on R616 to CHGND1
23) ***BOARD RENUMBERED***

3/28
24) integrated M10 pages from Q16 schematic and renumbered them

4/0
25) updated physical constraints for M10 power nets
26) added DP7 for M10 power sequencing
27) added RP27,RP28,RP32, and RP57 for TMDS series termination
28) update PLL CFG high 0010 1.25GHz low 1011 833MHz

29) update sscg/noiseg stuffing option on intrepid boot straps
30) removed D31 between +BATT and 24V_Pbus
31) add Vcore DAC resistors (R288,R289,R290,R292) for no mux case
32) change intrepid PLL LDO stuffing back to 1.8V main
33) change C640 and C646 to 0.01uF (Apple # 132S1047) for FW check config
34) change I2C pullups (R29 and R102) to 1K
35) changed bootrom part number to 341S1255

4/18
36) changed C756 to 128S0025 (Sanyo only 6.3V 330uF)
37) add pads for 90 ohm chokes to FWB path close to connector (route through the pads)
38) changed Vcore inductor (L36) to molded core part (152S0125)
39) changed Pbus inductor (L37) to molded core part (152S0126)
40) added separate 1.8V_GPU_TPVDL filter and LDO (U54)

4/21
41) replace discrete LCL with single chip LCL filters (155S0154) for VGA (L , L , and L)
42) add 165 ohm chokes on TMDS data pairs at connector (L , L , and L)
43) move B51 to bottom side
44) move CPU thermal sensor (Q39) to input 1 on fan controller and power supply sensor (Q66) to input 2
45) added trace from Vcore to fan controller ADC input
46) added FET inverters (Q78) to PWM outputs of fan controller (U3) to prevent spinup at boot
47) added FET (Q79) for +3V_Sleep for M10 power sequencing

4/27
48) changed TMDS data chokes to 90 ohm (155S0128)
49) changed C762 and C766 to 4.7uF 1206 caps
50) changed TMDS data chokes to 90 ohms (155S0128)
51) changed C762 and C766 to 4.7uF 1206
52) changed Q51 to Si7860DP (376S0119)
53) changed Q48 to Si7892DP (376S0120)
54) changed D24 to B340LB (371S0132)
55) changed L30 to 2.2uH Tokin inductor (152S0139)
56) added Q58, R307, and C515 for GPU Vcore control inverter
57) changed R416 to 2.2ohms
58) changed R364 to 102k
59) added 0.1uF 50V C883 to RS- of Max4172 (NO stuff)
60) changed D18 to 1N914
61) changed L38 and L41 to 4.7uH (152S0137)
62) added Q81, R308, R309, and R310 for power sequencing (no stuff)
63) changed Q49 and Q50 to Si7860DP (376S0119)
64) changed L36 to 1.2uH 18.3k (152S0125)
65) added R331 1mohm sense resistor to CPU Vcore
66) added C885 and C884 , 1000uF CPU Vcore output caps
67) added Q82, R607, R455, R417, and C886 for 1.5V sleep sequencing
68) added Q83 and 100K R608 for 1.8V sequencing
69) added 15.4K R616 and 10K R672 for 2.5V switcher feedback divider
70) changed pinout of sound connector for sousaphone
71) removed Q44 (5V sound sleep fet)
72) changed Q31 to invert headphone Mute to sousaphone

4/28
73) changed CPU_VCORE_SLEEP location back to across bypass caps to correct after adding reference resistor
74) changed D5 to schottky diode (MBR0540)
75) fixed unnamed net (LTC3411_SHOW_SEQ)
76) changed drain/source polarity of Q76 (FET from +BATT to Pbus)

4/28
77) moved XW15 to connect to CPU_VCORE_SLEEP_UF (before positioning resistor)
78) changed Fan control nets to FanL and FanR from Fan1 and Fan2
79) SWAPPED CONNECTIONS SO THAT OUTPUT 1 FROM FAN CONTROLLER CONNECTS TO LEFT FAN (CPU) AND FAN 2 CONNECTS TO THE RIGHT FAN (GPU)
80) updated power constraints with new fan net names

4/28
81) change Q58 on p919 to Q80 to consolidate parts
82) CHANGED U55 TO MM1571U FOR COST SAVINGS
83) changed L72,L73,L74 to 90 ohm ferrites
84) added 10K pullup to +5V_MAIN to SND_HP_MUTE
85) repinout Sousaphone connector
86) remove redundant pullups on FANL_TACH and FANR_TACH
87) added TP to all NC on NEC USB2 part for NAND tree testing
88) added NEC_USB homoption to 0 ohm resistor on NEC_AVSS_F

4/30
89) repinout Sousaphone connector (J12)
90) no stuff R322 to eliminate 3V_Sleep pump up
91) updated various text notes with correct reference designators

5/1
92) change L30 to 152S0139 (Tokin CPI-1050-2R2) 11A
93) remove FANR_TACH functional test point
94) add CHGND4 and SLEEP_LED functional test points
95) swap INT_AUDIO_TO_SND and SND_TO_AUDIO on Sousaphone connector (J12)
*** rev 01 released for EVT ***

5/6
96) remove NO STUFF on R477 (set 5V and 3.3V switcher in pulse skipping mode)
97) change R337 to 470K and remove No Stuff and no stuff R336 to change Vcore DAC to 1.35V/1.15V
98) change R321 to 499ohm to set 5mV Vcore offset
99) change L72,L73,L74 to 155S0165 (D part for EVT only)
*** rev 02 released for EVT ***

5/7
100) no stuff Q79 to disable 3V_SLEEP sequencing to work around wake from sleep bug with M10
101) added BOM table to define correct part number for M10 without heatspreader (338S0133)
*** rev 03 released for EVT ***

5/22
102) fixed NO STUFF BOM option for R291
103) add NO STUFF to R223 to correct startup level of GPU_VCORE_CNTL
104) add NO STUFF to R300 to complete 3V sequencing on wake from sleep fix
105) changed R376 to 158K and R321 to 2.74K to set CPU_VCORE offset to 35mV
*** rev 04 released for EVT ***

5/19/03
106) changed both AGP_NV_INT_L and AGP_ATI_INT_L to AGP_INT_L
107) removed redundant 3V_GPU pullup R687 (Intrepid side AGP_INT_L pullup)
108) added R699,R701,R707,R708 as 10k pulldowns to Intrepid USB ports A and C when NEC_USB is stuffed
109) changed SND_HP_MUTE_INV gate/inversion FETS to pullup to +3V_MAIN
110) added R711 as pullup to +3V_GPU on AUXWIN signal from M10 (U44)
111) added R698 as 0 ohm jumper between FW_PHY_PD and Intrepid
112) added U56, U57, R718,R714 for VGA Haync and VGA Vaync buffering
113) changed L72,L73,L74 to 155S0164 (new high speed part)
114) added NO STUFF BOM option to R223 to correct for sense of GPU_VCORE_CNTL
115) added NO STUFF BOM option to R300 to avoid sleep wake problem

6/3/03
116) Integrated new 1.8V switcher (LTC3412)(U58)(353S0650) and inductor (L75- 152S0142)
117) changed 2.5V_SLEEP FET (U48) and 1.8V_SLEEP FET (U6) to higher current part (Si6467BDQ - 376S0161)
118) added 10K pulldown (R720) on FW_PHY_PD_INT for when R698 is removed
119) changed R728 and R729 to 1210 0ohm resistors to support switching the entire memory bus between 1.8V and 2.5V
120) added R721 as jumper between +2.5V_SLEEP and +2.5V_GPU

6/4/03
121) NO STUFF R631 to remove MAIN_RESET_L from clock slewing chip
122) changed FWB connector to new part with extra ground tabs (514S0059)

6/5/03
123) changed I2C 0 and 1 pullups (RP12) to 2.2K to improve rise/fall times (sensor check config errors)
124) added CRITICAL flag to new 1.8V switcher (U58), inductor (L75), 1.8V sleep FET (U6), and 2.5V sleep FET (48)
125) removed gnd caps (C651 and C647) on I2S clock at sound connector (J12)
126) added LC filter on SND_SYNC for EMI (L77 and C895)
127) added LC filter on SND_CLKOUT for EMI (R60 and C899)
128) added LC filter on INT_AUDIO_TO_SND for EMI (L81 and C896)
129) added LC filter on SND_TO_AUDIO for EMI (L82 and C897)
130) added LC filter on SND_AMP_MUTE for EMI (L76 and C898)
131) added LC filter on SND_HW_RESET_L for EMI (L78 and C900)
132) added LC filter on SND_SCLK for EMI (L79 and C901)
133) added C902 and R804 to prevent latch-up condition in GPU Vcore circuit when using powermiser
134) changed R331 (CPU Vcore positioning resistor)
135) changed C728,C729,C730,C731,C732,C733,C734,C884,C885 to 220uF Rubycon caps (128S0024)
136) add Vcore offset change circuit to modify offset in low (Q86,R805,R806,R807,R808,R809)
137) changed Q83 into dual (2N7002DW) and added R810 to invert 3V_5V_ON before switching RUN/SS

6/6/03
138) rotated J26 (FW B connector)
139) changed D29 to B340B (3A part - 371S0159)

6/9/03
140) modified Vcore offset select circuit with Takashi's changes - changed Gnd reference to VCORE_GND_SNS
141) added double inverter to buffer THERM_L_OC (added Q87,R811,R812)
142) removed redundant pullup on THERM_L_OC (R780)

6/9/03
143) added cap on gate of the second FET in Q87 for possible turn on delay (C903)
144) changed inner shield of FWB connector J26 to connect to chassis gnd
145) changed R336 and R325 to 0 ohm to set Vcore VID to 1.3V/1.15V
146) changed R321 to 2.49K to set Vcore offset to +25mV
147) added 10 ohm resistor (R814) and 1uF cap (C904) to filter power to ADT7460 (Gary Leo)

6/10/03
148) changed R612 to 10K to prevent UIDE DMACK from floating
149) changed C80,C88,C81,C89,C82,C102,C79,C87 to NO STUFF (TMDS common-mode termination)
150) changed R205,R218,R211,R219,R210,R220,R204,R214 to 162 ohm 1% (TMDS common-mode termination)
151) changed RP27,RP32,RP28,RP57 to 10ohm (TMDS series termination)
*** released for EVT2 6/10/03 ***

6/13/03
152) fixed NO STUFF on R291
153) removed NO STUFF from C80,C88,C81,C89,C82,C102,C79,C87 (TMDS common-mode termination)
154) removed NO STUFF from R638 (pullup on slewing chip FSEL)
155) removed NO STUFF from C903 (cap on input to second part of THERM_OC.L buffer)
156) CHANGED R321 TO 1K FOR VCORE OFFSET OF 12MV (VCORE = 1.30V -30MV+100MV)
*** released for EVT2 6/13/03 ***

6/18/03
157) changed R228 to pullup to 1.8V for DVO interface compatibility
158) added R234 and INT_TMDS option to maintain internal TMDS capability
159) changed L30 to 3 pin symbol
160) added U5 to use as external TMDS transmitter (DVI)
161) added R41 to create +3V_GPU_SI power for SILL162 (U5)
162) added L14, C130, C132, and C165 for 3V AVCC filtering for SILL162 (U5)
163) added L13, C14, C129, C131, C133 for 3V PVCC filtering for SILL162 (U5)
164) added L15, C255, C233, C218 for 3V Vcc filtering for SILL162 (U5)
165) added R235 and R237 as options for MAIN_RESET_L to U5
166) added R231, R232, and C284 for Vref for U5
167) added R66, R99, R202, R212, R222, R224, R88, R110, R223 as straps for U5
168) added RP58, RP59, RP60, RP61 for series termination of SILL162 TMDS output
169) added L16, C104, C327, C647 for filtering GPU VDDR4
170) added R255 and R251 to strap GPU_DVODMODE correctly for 1.8V DVO
171) added R268 to connect L16 to +3V_GPU_FLT when not using SILL162
172) added C681, C668, C678, C651 to filter the thermal sensor diff pairs

6/19/03
173) changed GPU_MEM_IO to +GPU_MEM to connect ATI Vref to correct memory voltage
174) swapped TMDS CLKN and CLKP on RP57 and RP58 for layout
175) swapped DN<0> and DP<0> on RP27 for layout
176) corrected un-named nets in TMDS common-mode filters
177) added physical constraints for new Silicon Image power rails
178) CHANGED C728,C731,C734,C733,C730,C732,C729,C885,C885 to 128S0022 (124S0024 WILL BE DELETED AS A DUPLICATE IN THE LIBRARY)

6/23/03
179) NO STUFF'ed C895,C899,C896,C897,C898,C900, and C901 to fix no sound problem
180) changed C890 to 100pF for improved transient response (Takashi)
181) Removed bypass traces on FWB chokes and stuffed L70 and L71
182) CHANGED R491 TO 52.3K 1%, R475 TO 127K 1%, AND R476 TO 4.7M 5% IN A29 ADAPTER DETECT CIRCUIT DIVIDERS TO REDUCE SHUTDOWN CURRENT
183) added R331 as CPU Vcore sense resistor (1 mohm 1% 2512)
184) NO STUFF'ed C651 and C678
185) added C688,C690,C846,C905 for thermal pair filtering at fan controller
186) added C906 to prevent shoot-thru on Q64 (currently NO STUFF'ed)
187) added C907 to prevent shoot-thru on Q68 (currently NO STUFF'ed)
188) changed R517 to 100K
189) changed GND reference for input side of Q86 to digital GND (the other FET in Q856 remains on VCORE_GNDSNS)

6/24/03
190) added C908 to prevent gate shoot-thru on Q56
191) added R279 to power TMDS PLL from LVDS filter when using external TMDS transmitter
192) changed R325 to 470K to set the low Vcore to 1.10V
193) stuffed Vcore offset switch (R807,R805,R809,Q86)
194) changed R809 to 1.5K 1% to set low Vcore offset to 10mV
195) changed R321 to 3.01K 1% to set high Vcore offset to 30mV

6/25/03
196) rotated L70 and L71 for layout (PCB symbol problem)
197) changed Q53,Q54,Q55 to IRF7832 (376S0148) for better thermal performance
198) NO STUFF'ed C908 (Q56 gate shoot-thru cap)
*** released for DVT 6/26/03 ***

7/2/03
199) CHANGED J9 (CARDBUS) TO 516S0141 (NEW PIN PLATING SPEC)
200) CHANGED J20 (AIRPORT) TO 516S0142 (NEW PIN PLATING SPEC)
201) CHANGED J10 (OPTICAL DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
202) CHANGED J13 (HARD DRIVE) TO 516S0140 (NEW PIN PLATING SPEC)
203) CHANGED J12 (SOUND) TO 516S0144 (NEW PIN PLATING SPEC)
204) CHANGED J8 (MODEM) TO 516S0143 (NEW PIN PLATING SPEC)
205) ADDED BOM TABLE TO PUT 0 OHM 402 ON L77,L80,L81,L82,L76,L78,L79

7/9/03
207) CORRECTED C889 TO CONNECT TO INPUT (PIN 1) OF U55
208) REMOVED POWER JUMPERS XW25,XW17,XW16,XW10,XW14,XW18
209) CHANGED 197S0035 TO PRIMARY AND 197S0004 AS ALTERNATE FOR Y1 (INTREPID)
210) CHANGED 197S0037 TO PRIMARY AND 197S0603 AS ALTERNATE FOR Y3 (ETHERNET)
211) CHANGED 197S0038 TO PRIMARY AND 197S0608 AS ALTERNATE FOR Y5 (NEC USB2)
212) CHANGED 197S0040 TO PRIMARY AND 197S0008 AS ALTERNATE FOR Y4 (LMD)
213) CHANGED 197S0041 TO PRIMARY AND 197S0604 AS ALTERNATE FOR Y6 (PMU)

7/22/03
214) ADDED 1_32V_VCORE AND 1_30V_VCORE BOM OPTIONS FOR 2 DIFFERENT CPU VCORE SPECS
215) UPDATED CAP MATERIAL TYPES
216) CHANGED FROM 715 PIN TO 667 PIN SYMBOL FOR U44 (M10)

7/28/03
217) CHANGED TMDS TERMINATION FROM 2X 162 TO 2X 49.9 OHMS PER PAIR
218) CHANGED 126S0036 FROM ALT TO PRIMARY, REPLACING 126S0035 FOR CPU VCORE INPUT CAPS
*** RELEASED FOR PRODUCTION 7/28/03 ***

8/4/03
219) CHANGED R99 TO NO STUFF TO FIX I2C ADDRESS OF SILL162 TMDS TRANSMITTER
220) CHANGED R321 TO 4.02K 1% FOR 1_30_VCORE (40MV OFFSET) AND TO 6.34K 1% FOR 1_32_VCORE (60MV OFFSET)
221) CHANGED R304 TO 470K AND R329 AND R325 TO 0 OHM TO CHANGE LOW VID TO 1.05V ON VCORE
222) CHANGED C611 TO 2200PF, C610 TO 100PF, AND R519 TO 12.7K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
223) NO STUFF C590 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
224) CHANGED C583 TO 2200PF, C576 TO 100PF, AND R481 TO 15.0K 1% TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT
225) NO STUFF C566 TO INCREASE IMMUNITY TO 3.3V PGOOD SIGNAL DROPOUT


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. 

SIZE D 401258 REV. AA

SCALE NONE SHT 40 OF 44

Table with columns labeled 8, 7, 6, 5, 4, 3, 2, 1. Each column contains a list of memory addresses and their corresponding hex values. The table is organized into sections labeled A, B, C, and D on the left and right sides.

8 7 6 5 4 3 2 1

8	7	6	5	4	3	2	1
*** Part Cross-Reference for the entire design ***	C166 CAP 19	C335 CAP 16	C503 CAP 27	C671 CAP 21	C839 CAP 26	L28 IND 22	R29 RES 14
B01 PCB_STANDOFF 4	C167 CAP 19	C336 CAP 16	C504 CAP 27	C672 CAP 21	L29 IND 22	R30 RES 24	R197 RES 8
C1 CAP 22	C168 CAP 5	C337 CAP 16	C505 CAP 27	C673 CAP 21	L30 IND_3P 19	R31 RES 24	R199 RES 9
C2 CAP 14	C169 CAP 5	C338 CAP 19	C506 CAP 27	C674 CAP 24	L31 IND 22	R32 RES 24	R200 RES 18
C3 CAP 34	C170 CAP 14	C339 CAP 21	C507 CAP 24	C675 CAP 26	L32 IND 22	R33 RES 22	R201 RES 18
C4 CAP 34	C171 CAP 16	C340 CAP 5	C508 CAP 33	C676 CAP 22	L33 IND 22	R34 RES 13	R202 RES 20
C5 CAP 14	C172 CAP 16	C341 CAP 16	C509 CAP 32	C677 CAP 25	L34 IND 27	R35 RES 24	R203 RES 19
C6 CAP 34	C173 CAP 16	C342 CAP 5	C510 CAP 32	C678 CAP 25	L35 IND 27	R36 RES 24	R204 RES 20
C7 CAP 34	C174 CAP 16	C343 CAP 5	C511 CAP 27	C679 CAP 34	L36 IND_3P 34	R37 RES 18	R205 RES 20
C8 CAP 16	C175 CAP 16	C344 CAP 5	C512 CAP 34	C680 CAP 34	L37 IND_3P 32	R38 RES 18	R206 RES 5
C9 CAP 16	C176 CAP 16	C345 CAP 5	C513 CAP 34	C681 CAP 25	L38 IND 22	R39 RES 23	R207 RES 8
C10 CAP 16	C177 CAP 16	C346 CAP 5	C514 CAP 5	C682 CAP 34	L39 IND 29	R40 RES 23	R208 RES 8
C11 CAP 16	C178 CAP 16	C347 CAP 5	C515 CAP 19	C683 CAP 35	L40 IND 29	R41 RES 20	R209 RES 12
C12 CAP 5	C179 CAP 16	C348 CAP 16	C516 CAP 21	C684 CAP 22	L41 IND 22	R42 RES 23	R210 RES 20
C13 CAP 34	C180 CAP 16	C349 CAP 16	C517 CAP 27	C685 CAP 22	L42 IND 21	R43 RES 18	R211 RES 20
C14 CAP 10	C181 CAP 16	C350 CAP 16	C518 CAP 34	C686 CAP 14	L43 FILTER_4P 29	R44 RES 18	R212 RES 20
C15 CAP 14	C182 CAP 14	C351 CAP 16	C519 CAP 34	C687 CAP 21	L44 IND 22	R45 RES 18	R213 RES 22
C16 CAP 16	C183 CAP 16	C352 CAP 16	C520 CAP 25	C688 CAP 25	L45 IND 35	R46 RES 18	R214 RES 20
C17 CAP 16	C184 CAP 16	C353 CAP 14	C521 CAP 34	C689 CAP 21	L46 IND 23	R47 RES 7	R215 RES 8
C18 CAP 16	C185 CAP 16	C354 CAP 16	C522 CAP 11	C690 CAP 25	L47 IND 23	R48 RES 7	R216 RES 12
C19 CAP 16	C186 CAP 19	C355 CAP 16	C523 CAP 11	C691 CAP 14	L48 IND 23	R49 RES 14	R217 RES 12
C20 CAP 16	C187 CAP 19	C356 CAP 16	C524 CAP 11	C692 CAP 21	L49 IND 23	R50 RES 14	R218 RES 20
C21 CAP 16	C188 CAP 5	C357 CAP 16	C525 CAP 11	C693 CAP 33	L50 IND 23	R51 RES 13	R219 RES 20
C22 CAP 16	C189 CAP 5	C358 CAP 21	C526 CAP 11	C694 CAP_33 33	L51 IND 28	R52 RES 13	R220 RES 20
C23 CAP 16	C190 CAP 5	C359 CAP 21	C527 CAP 11	C695 CAP 34	L52 IND 23	R53 RES 18	R221 RES 19
C24 CAP 16	C191 CAP 5	C360 CAP 21	C528 CAP 28	C696 CAP 22	L53 IND 23	R54 RES 18	R222 RES 20
C25 CAP 16	C192 CAP 5	C361 CAP 21	C529 CAP 34	C697 CAP 33	L54 IND 26	R55 RES 18	R223 RES 19
C26 CAP 16	C193 CAP 5	C362 CAP 21	C530 CAP 11	C698 CAP 14	L55 IND 21	R56 RES 26	R224 RES 20
C27 CAP 16	C194 CAP 5	C363 CAP 21	C531 CAP 33	C699 CAP 34	L56 IND 21	R57 RES 5	R225 RES 8
C28 CAP 16	C195 CAP 5	C364 CAP 21	C532 CAP 33	C700 CAP 33	L57 IND 21	R58 RES 5	R226 RES 8
C29 CAP 16	C196 CAP 16	C365 CAP 16	C533 CAP 33	C701 CAP 21	L58 IND 21	R59 RES 5	R227 RES 8
C30 CAP 16	C197 CAP 16	C366 CAP 16	C534 CAP 33	C702 CAP 21	L59 IND 21	R60 RES 5	R228 RES 19
C31 CAP 16	C198 CAP 14	C367 CAP 16	C535 CAP 32	C703 CAP 22	L60 IND 21	R61 RES 5	R229 RES 19
C32 CAP 16	C199 CAP 16	C368 CAP 16	C704 CAP 21	C704 CAP 21	L61 IND 21	R62 RES 23	R230 RES 12
C33 CAP 16	C200 CAP 14	C369 CAP 16	C537 CAP 32	C705 CAP 32	L62 IND 21	R63 RES 24	R231 RES 20
C34 CAP 16	C201 CAP 5	C370 CAP 16	C706 CAP 22	C706 CAP 22	L63 IND 21	R64 RES 24	R232 RES 20
C35 CAP 16	C202 CAP 5	C371 CAP 16	C539 CAP 28	C707 CAP 22	L64 IND 21	R65 RES 5	R233 RES 20
C36 CAP 16	C203 CAP 16	C372 CAP 21	C540 CAP 28	C708 CAP 19	L65 IND 21	R66 RES 5	R234 RES 19
C37 CAP 18	C204 CAP 16	C373 CAP 21	C541 CAP 28	C709 CAP 35	L66 IND 21	R67 RES 14	R235 RES 20
C38 CAP 16	C205 CAP 16	C374 CAP 21	C542 CAP 11	C710 CAP 22	L67 IND 21	R68 RES 24	R236 RES 19
C39 CAP 5	C206 CAP 16	C375 CAP 16	C543 CAP 16	C711 CAP 25	L68 IND 21	R69 RES 24	R237 RES 20
C40 CAP 5	C207 CAP 16	C376 CAP 16	C544 CAP 35	C712 CAP 22	L69 IND 21	R70 RES 18	R238 RES 9
C41 CAP 5	C208 CAP 16	C377 CAP 16	C545 CAP 33	C713 CAP 22	L70 FILTER_4P 29	R71 RES 24	R239 RES 10
C42 CAP 16	C209 CAP 16	C378 CAP 16	C546 CAP 35	C714 CAP 22	L71 FILTER_4P 29	R72 RES 24	R240 RES 19
C43 CAP 16	C210 CAP 16	C379 CAP 21	C547 CAP 31	C715 CAP 21	L72 FILTER_4P 22	R73 RES 5	R241 RES 5
C44 CAP 16	C211 CAP 16	C380 CAP 21	C548 CAP 11	C716 CAP 21	L73 FILTER_4P 22	R74 RES 24	R242 RES 10
C45 CAP 16	C212 CAP 16	C381 CAP 21	C549 CAP 11	C717 CAP 21	L74 FILTER_4P 22	R75 RES 24	R243 RES 10
C46 CAP 5	C213 CAP 16	C382 CAP 21	C550 CAP 11	C718 CAP 19	L75 IND 35	R76 RES 24	R244 RES 14
C47 CAP 16	C214 CAP 16	C383 CAP 21	C551 CAP 11	C719 CAP_P 22	L76 IND 35	R77 RES 12	R245 RES 19
C48 CAP 5	C215 CAP 16	C384 CAP 16	C552 CAP 16	C720 CAP 19	L77 IND 35	R78 RES 26	R246 RES 14
C49 CAP 16	C216 CAP 16	C385 CAP 16	C553 CAP 32	C721 CAP_P 19	L78 IND 25	R79 RES 5	R247 RES 19
C50 CAP 21	C217 CAP 16	C386 CAP 16	C554 CAP 32	C722 CAP 21	L79 IND 25	R80 RES 14	R248 RES 19
C51 CAP 16	C218 CAP 20	C387 CAP 16	C555 CAP 35	C723 CAP 25	L80 IND 35	R81 RES 25	R249 RES 19
C52 CAP 16	C219 CAP 19	C388 CAP 16	C556 CAP 29	C724 CAP 22	L81 IND 35	R82 RES 12	R250 RES 9
C53 CAP 16	C220 CAP 19	C389 CAP 16	C557 CAP 31	C725 CAP 21	L82 IND 25	R83 RES 26	R251 RES 21
C54 CAP 16	C221 CAP 19	C390 CAP 16	C558 CAP 35	C726 CAP 21	P01 PHOTODIODE_2P 23	R84 RES 26	R252 RES 10
C55 CAP 16	C222 CAP 19	C391 CAP 16	C559 CAP 35	C727 CAP 35	Q1 TRA_INT002DW 7	R85 RES 5	R253 RES 19
C56 CAP 16	C223 CAP 5	C392 CAP 16	C560 CAP 33	C728 CAP_P 34	Q2 TRA_INT002DW 7	R86 RES 5	R254 RES 19
C57 CAP 16	C224 CAP 5	C393 CAP 16	C561 CAP 35	C729 CAP_P 34	Q3 TRA_INT002 7	R87 RES 5	R255 RES 5
C58 CAP 16	C225 CAP 5	C394 CAP 16	C562 CAP 31	C730 CAP_P 34	Q4 TRA_INT3904 7	R88 RES 20	R256 RES 19
C59 CAP 16	C226 CAP 5	C395 CAP 16	C563 CAP 31	C731 CAP_P 34	Q5 TRA_INT3904 19	R89 RES 14	R257 RES 19
C60 CAP 16	C227 CAP 16	C396 CAP 16	C564 CAP 31	C732 CAP_P 34	Q6 TRA_INT3904 19	R90 RES 14	R258 RES 19
C61 CAP 16	C228 CAP 16	C397 CAP 16	C565 CAP 11	C733 CAP_P 34	Q7 TRA_F006324L 22	R91 RES 14	R259 RES 19
C62 CAP 16	C229 CAP 16	C398 CAP 16	C566 CAP 33	C734 CAP_P 34	Q8 TRA_INT7002 21	R92 RES 13	R260 RES 19
C63 CAP 18	C230 CAP 16	C399 CAP 16	C567 CAP 33	C735 CAP_P 34	Q9 TRA_INT7002DM 33	R93 RES 19	R261 RES 19
C64 CAP 18	C231 CAP 16	C400 CAP 16	C568 CAP 32	C736 CAP 10	Q10 TRA_INT7002DM 31	R94 RES 24	R262 RES 19
C65 CAP 18	C232 CAP 19	C401 CAP 16	C569 CAP 32	C737 CAP 10	Q11 TRA_S144450V 22	R95 RES 24	R263 RES 19
C66 CAP 18	C233 CAP 20	C402 CAP 16	C570 CAP 10	C738 CAP 10	Q12 TRA_INT3904 14	R96 RES 24	R264 RES 19
C67 CAP 18	C234 CAP 34	C403 CAP 16	C571 CAP 28	C739 CAP 22	Q13 TRA_S144350V 31	R97 RES 5	R265 RES 19
C68 CAP 18	C235 CAP 35	C404 CAP 16	C572 CAP 31	C740 CAP 35	Q14 TRA_F006324L 32	R98 RES 5	R266 RES 19
C69 CAP 18	C236 CAP 16	C405 CAP 16	C573 CAP 16	C741 CAP 16	Q15 TRA_INT002DM 27	R99 RES 5	R267 RES 20
C70 CAP 18	C237 CAP 16	C406 CAP 16	C574 CAP 30	C742 CAP 10	Q16 TRA_S144350V 31	R100 RES 14	R268 RES 21
C71 CAP 18	C238 CAP 16	C407 CAP 16	C575 CAP 35	C743 CAP 10	Q17 TRA_INT3904 34	R101 RES 24	R269 RES 19
C72 CAP 5	C239 CAP 16	C408 CAP 16	C576 CAP 33	C744 CAP 10	Q18 TRA_INT002 35	R102 RES 14	R270 RES 19
C73 CAP 5	C240 CAP 16	C409 CAP 21	C577 CAP 22	C745 CAP_P 35	Q19 TRA_INT002DM 31	R103 RES 12	R271 RES 19
C74 CAP 5	C241 CAP 16	C410 CAP 16	C578 CAP 31	C746 CAP 22	Q20 TRA_INT002DM 31	R104 RES 18	R272 RES 19
C75 CAP 16	C242 CAP 16	C411 CAP 20	C579 CAP 25	C747 CAP 10	Q21 TRA_INT002DM 31	R105 RES 18	R273 RES 19
C76 CAP 16	C243 CAP 16	C412 CAP 21	C580 CAP 35	C748 CAP 10	Q22 TRA_INT002DM 31	R106 RES 5	R274 RES 19
C77 CAP 18	C244 CAP 16	C413 CAP 21	C581 CAP 35	C749 CAP 22	Q23 TRA_INT002DM 31	R107 RES 5	R275 RES 14
C78 CAP 18	C245 CAP 9	C414 CAP 21	C582 CAP 35	C750 CAP_P 32	Q24 TRA_S144350V 31 33	R108 RES 5	R276 RES 19
C79 CAP 18	C246 CAP 16	C415 CAP 21	C583 CAP 33	C751 CAP_P 35	Q25 TRA_INT002DM 25	R109 RES 5	R277 RES 21
C80 CAP 20	C247 CAP 12	C416 CAP 22	C584 CAP 32	C752 CAP 10	Q26 TRA_INT002DM 31	R110 RES 20	R278 RES 14
C81 CAP 20	C248 CAP 16	C417 CAP 16	C585 CAP 32	C753 CAP 10	Q27 TRA_S144350V 33	R111 RES 14	R279 RES 21
C82 CAP 20	C249 CAP 16	C418 CAP 16	C586 CAP 28	C754 CAP 10	Q28 TRA_INT002DM 31	R112 RES 12	R280 RES 14
C83 CAP 14	C250 CAP 16	C419 CAP 14	C587 CAP 28	C755 CAP 27	Q29 TRA_INT002DM 31	R113 RES 12	R281 RES 15
C84 CAP 14	C251 CAP 16	C420 CAP 16	C588 CAP 28	C756 CAP 27	Q30 TRA_S144350V 33	R114 RES 14	R282 RES 16
C85 CAP 14	C252 CAP 19	C421 CAP 21	C589 CAP 11	C757 CAP 31	Q31 TRA_INT002DM 25	R115 RES 14	R283 RES 14
C86 CAP 14	C253 CAP 19	C422 CAP 16	C590 CAP 33	C758 CAP_P 32	Q32 TRA_S144350V 31	R116 RES 24	R284 RES 34
C87 CAP 20	C254 CAP 19	C423 CAP 19	C591 CAP 28	C759 CAP 32	Q33 TRA_INT3904 21	R117 RES 24	R285 RES 34
C88 CAP 20	C255 CAP 20	C424 CAP 14	C592 CAP 31	C760 CAP 11	Q34 TRA_S144450V 25	R118 RES 18	R286 RES 34
C89 CAP 20	C256 CAP 19	C425 CAP 14	C593 CAP 31	C761 CAP 33	Q35 TRA_S144450V 25	R119 RES 18	R287 RES 25
C90 CAP 5	C257 CAP 5	C426 CAP 34	C594 CAP 11	C762 CAP 33	Q36 TRA_INT002DM 22	R120 RES 5	R288 RES 19
C91 CAP 5	C258 CAP 5	C427 CAP_P 34	C595 CAP 11	C763 CAP 34	Q37 TRA_S144450V 25	R121 RES 8	R289 RES 25
C92 CAP 5	C259 CAP 16	C428 CAP 31	C596 CAP 11	C764 CAP 33	Q38 TRA_INT002DM 22	R122 RES 8	R290 RES 34
C93 CAP 35	C260 CAP 16	C429 CAP 34	C597 CAP 11	C765 CAP_P 33	Q39 TRA_INT3904 25	R123 RES 8	R291 RES 34
C94 CAP 16	C261 CAP 16	C430 CAP_P 34	C598 CAP 33	C766 CAP 29	Q40 TRA_TP0610 22	R124 RES 8	R292 RES 34
C95 CAP 16	C262 CAP 16	C431 CAP 34	C599 CAP 32	C767 CAP 15	Q41 TRA_INT002DM 22	R125 RES 13	R293 RES 33
C96 CAP 16	C263 CAP 16	C432 CAP 34	C600 CAP 33	C768 CAP 34	Q42 TRA_INT3904 22	R126 RES 14	R294 RES 33
C97 CAP 16	C264 CAP 16	C433 CAP 14	C601 CAP 11	C769 CAP_P 32	Q43 TRA_S144450V 33	R127 RES 18	R295 RES 21
C98 CAP 16	C265 CAP 16	C434 CAP 21	C602 CAP 11	C770 CAP 32	Q44 TRA_S144450V 35	R128 RES 5	R300 RES 34
C99 CAP 16	C266 CAP 16	C435 CAP 16	C603 CAP 31	C771 CAP 33	Q45 TRA_INT3904 25	R129 RES 18	R301 RES 34
C100 CAP 16	C267 CAP 16	C436 CAP 21	C604 CAP 32	C772 CAP 31	Q46 TRA_TP0610 22	R130 RES 5	R302 RES 34
C101 CAP 16	C268 CAP 16	C437 CAP 21	C605 CAP 28	C773 CAP 11	Q47 TRA_S17860DP 19	R131 RES 8	R303 RES 34
C102 CAP 20	C269 CAP 19	C438 CAP 21	C606 CAP 33	C774 CAP 17	Q48 TRA_S17860DP 34	R132 RES 8	R304 RES 34
C103 CAP 5	C270 CAP 19	C439 CAP 34	C607 CAP 29	C775 CAP 31	Q49 TRA_S17860DP 19	R133 RES 8	R305 RES 19
C104 CAP 5	C271 CAP 19	C440 CAP 22	C608 CAP 31	C776 CAP 31	Q50 TRA_S14480V 33	R134 RES 8	R306 RES 33
C105 CAP 5	C272 CAP 19	C441 CAP_P 34	C609 CAP 28	C777 CAP 28	Q51 TRA_S14480V 33	R135 RES 8	R307 RES 34
C106 CAP 5	C273 CAP 5	C442 CAP 34	C610 CAP 33	C778 CAP 28	Q52 TRA_S17860DP 19	R136 RES 8	R308 RES 19
C107 CAP 16	C274 CAP 34	C443 CAP_P 34	C611 CAP 33	C779 CAP 33	Q53 TRA_S17860DP 34	R137 RES 8	R309 RES 33
C108 CAP 16	C275 CAP 35	C444 CAP 34	C612 CAP_P 34	C780 CAP 28	Q54 TRA_S14480V 33	R138 RES 8	R310 RES 34
C109 CAP 16	C276 CAP 35	C445 CAP_P 34	C613 CAP 32	C781 CAP 28	Q55 TRA_S14480V 33	R139 RES 8	R311 RES 33
C110 CAP 16	C277 CAP 16	C446 CAP 31	C614 CAP 28	C782 CAP_P 35	Q56 TRA_S14480V 33	R140 RES 8	R312 RES 34
C111 CAP 5	C278 CAP 16	C447 CAP 31	C615 CAP 32	C783 CAP 31	Q57 TRA_S14480V 33	R141 RES 8	R313 RES 34
C112 CAP 5	C279 CAP 16	C448 CAP 19	C616 CAP 31	C784 CAP 29	Q58 TRA_S14480V 33	R142 RES 8	R314 RES 34
C113 CAP 5	C280 CAP 16	C449 CAP 22	C617 CAP 31	C785 CAP 33	Q59 TRA_S14480V 33	R143 RES 8	R315 RES 22
C114 CAP 5	C281 CAP 16	C450 CAP 22	C618 CAP 33	C786 CAP 33	Q60 TRA_INT3904 25	R144 RES 8	R316 RES 16
C115 CAP 5	C282 CAP 19	C451 CAP 19	C619 CAP 33	C787 CAP 32	Q61 TRA_S14480V 33	R145 RES 13	R317 RES 27
C116 CAP 5	C283 CAP 20	C452 CAP 22	C620 CAP 33	C788 CAP_P 35	Q62 TRA_S14480V 33	R146 RES 12	R318 RES 27
C117 CAP 5	C284 CAP 24	C453 CAP 22	C621 CAP 33	C789 CAP 34	Q63 TRA_INT002DM 31	R147 RES 12	R319 RES 27
C118 CAP 16	C285 CAP 16	C454 CAP 27	C622 CAP 33	C790 CAP 17	Q64 TRA_S14480V 33	R148 RES 5	R320 RES 27
C119 CAP 16	C286 CAP 16	C455 CAP 34	C623 CAP 33	C791 CAP 17	Q65 TRA_S14480V 33	R149 RES 7	R321 RES 34
C120 CAP 16	C287 CAP 16	C456 CAP 34	C624 CAP 33	C792 CAP 17</			

Table with columns 1-8 and rows A-D. Each cell contains a list of component identifiers (e.g., R371 RES 27, U2 INT4ADC1008 23) and their corresponding values.