

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		358886	PRODUCTION RELEASED		
				DATE	DATE
				01/07/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M11 AGP & CLOCKS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	SIL178 DUAL TMDS TRANSMITTER
21	M11 ANALOG, POWER, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	MMM, BATTERY CURRENT SENSE
25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
27	USB 2.0
28	MARVELL GIGABIT ETHERNET PHY
29	FIREWIRE A/B PHY
30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
31	PMU (POWER MANAGEMENT UNIT)
32	BATTERY CHARGER AND CONNECTOR
33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
34	3.3V / 5V SYSTEM POWER SUPPLIES
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
40	FUNCTIONAL TEST POINTS
41	REVISION HISTORY (1 OF 1)
42-45	SCHEMATIC CREF AND NETLIST REPORTS

## SCHEM, MLB, PB17 "

01/07/2005


BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		<b>METRIC</b>		Apple Computer Inc.	
XX : _____	_____	DRAPTR	DESIGN CK	<b>NOTICE OF PROPRIETARY PROPERTY</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		<b>SCHEM, MLB, PB17 "</b> DRAWING NUMBER <b>051-6694</b> REV. <b>C</b>	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
		SIZE <b>D</b>		SHT 1 OF 45	



# POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	OF
		3	45

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 12  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



## BOARD STACK-UP AND CONSTRUCTION

Layer	Material	Thickness	Notes
1	SIGNAL	1/3 OZ + COPPER PLATING	20R10 TH VIA OR VIA IN PAD
2	PREPREG	3MIL	GROUND (1/2 OZ)
3	LAMINATE	4MIL	SIGNAL (1/2 OZ)
4	PREPREG	3MIL	SIGNAL (1/2 OZ)
5	LAMINATE	4MIL	GROUND (1/2 OZ)
6	PREPREG	2MIL	CUT POWER PLANE (1 OZ)
7	LAMINATE	3MIL	CUT POWER PLANE (1 OZ)
8	PREPREG	2MIL	GROUND (1/2 OZ)
9	LAMINATE	4MIL	SIGNAL (1/2 OZ)
10	PREPREG	3MIL	SIGNAL (1/2 OZ)
11	LAMINATE	4MIL	GROUND (1/2 OZ)
12	PREPREG	3MIL	SIGNAL (1/3 OZ + COPPER PLATING)


## GROUND VIAS



## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	C
	SCALE	NONE	SHT	4	OF	45








PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2955	1	IC,A7PM,R1.2.3,1.67GHZ,1.28V	U43	CRITICAL	?
337S3029	1	IC,A7PM,R1.3,1.67GHZ,1.28V	U43	CRITICAL	NO STUFF

OMIT  
**U43**  
 1.50GHZ-1.28V  
 APOLL7\_PM-R1.1  
 BGA  
 (1 OF 3)


**MPC7447 MAXBUS**  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6694</b>	REV. <b>C</b>
	SCALE NONE	SHEET <b>5</b>	OF <b>45</b>



UNSTUFFING RA AND STUFFING RB  
 WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BANGER	U32	BBANG



**BOOT BANGING SIGNAL DEFINITION**

- 1/ BBANG\_HRESET\_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU\_HRESET\_L (3V INPUT INTO LMU)
- 3/ BBANG\_JTAG\_TCK (REGULAR OUTPUT)
- 4/ JTAG\_CPU\_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG\_CPU\_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG\_CPU\_TRST\_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

**MPC7447/BBANG**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	6 OF 45

CPU PLL CONFIG CIRCUITRY




STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X

CPU CONFIGURATION



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
	CPU_HRESET_L	2.5V INTERFACE
CPU_BUS_VSEL (PROCESSOR)	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU FREQUENCY CONFIGURATION  
APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	7 OF 45

# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:  
 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 2/ D46 - SELPCI1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED  
 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED  
 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED  
 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

## MAXBUS PULL-UPS





SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AH36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRC_E0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRC_E1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRC_E2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRC_E3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_LF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_LF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_LF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1_LF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			

U45  
INTREPID-REV2.1  
(2 OF 9)

DDR MEMORY INTERFACE

MEM\_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



Override ROM module intercepts ROM chip select

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC, BOOTROM, Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	c
	SHT	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND  
 MEM\_MUXSEL\_H<0> AND MEM\_MUXSEL\_L<0> ARE ACTIVE LOW  
 MEM\_MUXSEL\_H<1> AND MEM\_MUXSEL\_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




**16BIT 2:1 DDR MUXES**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	10	45	



REVERSED  
SLOT "B"  
CUSTOMER SLOT

STANDARD  
SLOT "A"  
FACTORY SLOT



**DDR SODIMM CONNS**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	11 OF 45	
NONE			





OMIT CRITICAL U45 INTREPID-REV2.1 BGA (5 OF 9)

UATA100

ATA_D0	V5	UIDE_DATA<0>	25 38
ATA_D1	T1	UIDE_DATA<1>	25 38
ATA_D2	U1	UIDE_DATA<2>	25 38
ATA_D3	U2	UIDE_DATA<3>	25 38
ATA_D4	V4	UIDE_DATA<4>	25 38
ATA_D5	V2	UIDE_DATA<5>	25 38
ATA_D6	W1	UIDE_DATA<6>	25 38
ATA_D7	V1	UIDE_DATA<7>	25 38
ATA_D8	W2	UIDE_DATA<8>	25 38
ATA_D9	W8	UIDE_DATA<9>	25 38
ATA_D10	W4	UIDE_DATA<10>	25 38
ATA_D11	W5	UIDE_DATA<11>	25 38
ATA_D12	V2	UIDE_DATA<12>	25 38
ATA_D13	Y1	UIDE_DATA<13>	25 38
ATA_D14	W7	UIDE_DATA<14>	25 38
ATA_D15	Y8	UIDE_DATA<15>	25 38
ATA_A0	Y5	UIDE_ADDR<0>	25 38
ATA_A1	AB1	UIDE_ADDR<1>	25 38
ATA_A2	Y7	UIDE_ADDR<2>	25 38
ATA_VREF	Y15	UIDE_REF	39
ATA_RST	Y4	UIDE_RST_L	25 38
ATA_WR	AA1	UIDE_DIOW_L	25 38
ATA_RD	AA2	UIDE_DIOR_L	25 38
ATA_CHRDY	AA5	UIDE_IOCHRDY	25 38
ATA_CS0	AA4	UIDE_CS0_L	25 38
ATA_CS1	AB2	UIDE_CS1_L	25 38
ATA_DMACK	AC1	UIDE_DMACK_L	25 38
ATA_DMARQ	AC2	UIDE_DMARQ_L	25 38
ATA_INTRO	AA8	UIDE_INTRO	25 38

UDMA - STOP  
UDMA - HOSTDMARDY/HSTROBE  
UDMA - DEVICEDMARDY/DSTROBE

CARDSLOT

CS_CE1	AD1	CSLOT_CE1_L_SPN	
CS_CE2	AB4	CSLOT_CE2_L_SPN	
CS_IORD	AB5	CSLOT_IORD_L_SPN	
CS_IOWR	AD2	CSLOT_IOWR_L_SPN	
CS_OE	AC4	CSLOT_OE_L_SPN	
CS_WE	AE1	CSLOT_WE_L_SPN	
CS_WAIT	AE2	CSLOT_IOWAIT_L_PU	


CS\_WAIT IS AN INPUT

IDE

IDEDD0	AC5	EIDE_DATA<0>	25 38
IDEDD1	AD4	EIDE_DATA<1>	25 38
IDEDD2	AF1	EIDE_DATA<2>	25 38
IDEDD3	AG1	EIDE_DATA<3>	25 38
IDEDD4	AF2	EIDE_DATA<4>	25 38
IDEDD5	AH1	EIDE_DATA<5>	25 38
IDEDD6	AD5	EIDE_DATA<6>	25 38
IDEDD7	AG2	EIDE_DATA<7>	25 38
IDEDD8	AE4	EIDE_DATA<8>	25 38
IDEDD9	AE5	EIDE_DATA<9>	25 38
IDEDD10	AF4	EIDE_DATA<10>	25 38
IDEDD11	AH2	EIDE_DATA<11>	25 38
IDEDD12	AD7	EIDE_DATA<12>	25 38
IDEDD13	AG4	EIDE_DATA<13>	25 38
IDEDD14	AJ1	EIDE_DATA<14>	25 38
IDEDD15	AJ2	EIDE_DATA<15>	25 38
IDEA0	AF5	EIDE_ADDR<0>	25 38
IDEA1	AE7	EIDE_ADDR<1>	25 38
IDEA2	AK1	EIDE_ADDR<2>	25 38
IDEA3	AG5	CSLOT_ADDR3_SPN	
IDEA4	AH4	CSLOT_ADDR4_SPN	
IDEA5	AL1	CSLOT_ADDR5_SPN	
IDEA6	AK2	CSLOT_ADDR6_SPN	
IDEA7	AH5	CSLOT_ADDR7_SPN	
IDEA8	AF7	CSLOT_ADDR8_SPN	
IDEA9	AG7	CSLOT_ADDR9_SPN	
IDECHRDY	AK4	EIDE_IOCHRDY	25 38
IDEC50	AB7	EIDE_CS0_L	25 38
IDEC51	AM1	EIDE_CS1_L	25 38
IDERST	AJ4	EIDE_RST_L	25 38
IDEWR	AM2	EIDE_WR_L	25 38
IDERD	AL2	EIDE_RD_L	25 38
IDEDMACK	AG8	EIDE_DMACK_L	25 38
IDEDMARQ	AH7	EIDE_DMARQ	25 38
IDEINTRO	AA7	EIDE_INT	25 38

NOT USING CARDSLOT INTERFACE

ENET\_TXD SERIES TERMINATION



JTG_RSTN	TST_TEI	JTG_TDO (I/O)	JTG_TDI (I/O)	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	N/A	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHT 13 OF 45	



**USB POWER FAULT SIGNALS**

**USB PORT ASSIGNMENTS**

**INT - USB/GPIOS/I2S**

CRYSTAL LOAD CAPACITANCE IS 16PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18,432MHz,8X4.5MM,SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 REV. C

SCALE: NONE SHT: 14 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

**Intrepid Power**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	c
SCALE	SHT	OF	REV.
NONE	15	OF	45



## Intrepid Decoupling

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6694</b>	REV. <b>C</b>
	SCALE NONE	SHEET <b>16</b>	OF <b>45</b>









**U44**  
RAGE MOBILITY  
M11-CSP64  
64MB  
BGA  
(5 OF 6)

OMIT

20 GPU DVOD<0>	AJ5	ZV_LCDDATA0	ROMCSB0	AE5C
20 GPU DVOD<1>	AK5	ZV_LCDDATA1	OMIT	AK28
20 GPU DVOD<2>	AG6	ZV_LCDDATA2		AK27
20 GPU DVOD<3>	AH6	ZV_LCDDATA3		AK26
20 GPU DVOD<4>	AJ6	ZV_LCDDATA4		AG27
20 GPU DVOD<5>	AK6	ZV_LCDDATA5		AG25
20 GPU DVOD<6>	AG7	ZV_LCDDATA6		AK26
20 GPU DVOD<7>	AH7	ZV_LCDDATA7		AG27
20 GPU DVOD<8>	AJ7	ZV_LCDDATA8		AG26
20 GPU DVOD<9>	AK7	ZV_LCDDATA9		AG24
20 GPU DVOD<10>	AH8	ZV_LCDDATA10		AK25
20 GPU DVOD<11>	AJ8	ZV_LCDDATA11		AK25
20 GPU DVOD<12>	AK8	ZV_LCDDATA12		AJ24
20 GPU DVOD<13>	AG9	ZV_LCDDATA13		AK23
20 GPU DVOD<14>	AH9	ZV_LCDDATA14		AK24
20 GPU DVOD<15>	AJ9	ZV_LCDDATA15		AK22
20 GPU DVOD<16>	AK9	ZV_LCDDATA16		AE13
20 GPU DVOD<17>	AG10	ZV_LCDDATA17		AF13
20 GPU DVOD<18>	AH10	ZV_LCDDATA18		AF11
20 GPU DVOD<19>	AJ10	ZV_LCDDATA19		AJ27
20 GPU DVOD<20>	AK10	ZV_LCDDATA20		AH28
20 GPU DVOD<21>	AG11	ZV_LCDDATA21		AH27
20 GPU DVOD<22>	AH11	ZV_LCDDATA22		AE12
20 GPU DVOD<23>	AJ11	ZV_LCDDATA23		AF12
20 GPU DVO_VSYNC	AJ4	ZV_LCDCNTL0		AH26
20 GPU DVO_HSYNC	AK4	ZV_LCDCNTL1		AH25
20 GPU DVOD_DE	AH5	ZV_LCDCNTL2		AH18
20 GPU DVO_CLKP_R1	AG5	ZV_LCDCNTL3		AG18
20 GPU DVO_CLKP_R2	AJ2	GPI00		AH19
	AK1	GPI01		AG19
	AH2	GPI02		AH20
	AJ2	GPI03		AG20
	AK1	GPI04		AH22
	AH3	GPI05		AG22
	AJ3	GPI06		AH21
	AK3	GPI07		AG21
	AH4	GPI08		AK16
	AJ4	GPI09		AJ16
	AK4	GPI10		AK17
	AH5	GPI11		AJ17
	AG5	GPI12		AK18
	AJ5	GPI13		AJ18
	AK5	GPI14		AK20
	AH6	GPI15		AJ20
	AJ6	GPI16		AK19
	AK6	GPI17		AJ19
	AG7	GPI18		AJ27
	AH7	GPI19		
	AJ7	GPI20		
	AK7	GPI21		
	AG8	GPI22		
	AH8	GPI23		
	AJ8	GPI24		
	AK8	GPI25		
	AG9	GPI26		
	AH9	GPI27		
	AJ9	GPI28		
	AK9	GPI29		
	AH10	GPI30		
	AJ10	GPI31		
	AK10	GPI32		
	AG11	GPI33		
	AH11	GPI34		
	AJ11	GPI35		
	AK11	GPI36		
	AG12	GPI37		
	AH12	GPI38		
	AJ12	GPI39		
	AK12	GPI40		
	AH13	TX0M		
	AJ13	TX0P		
	AK13	TX1M		
	AH14	TX1P		
	AJ14	TX2M		
	AK14	TX2P		
	AH15	TXCM		
	AJ15	TXCP		
	AK15	TX0M		
	AH16	TX0P		
	AJ16	TX1M		
	AK16	TX1P		
	AH17	TX2M		
	AJ17	TX2P		
	AK17	TXCM		
	AH18	TXCP		
	AJ18	TX0M		
	AK18	TX0P		
	AH19	TX1M		
	AJ19	TX1P		
	AK19	TX2M		
	AH20	TX2P		
	AJ20	TXCM		
	AK20	TXCP		
	AH21	TX0M		
	AJ21	TX0P		
	AK21	TX1M		
	AH22	TX1P		
	AJ22	TX2M		
	AK22	TX2P		
	AH23	TXCM		
	AJ23	TXCP		
	AK23	TX0M		
	AH24	TX0P		
	AJ24	TX1M		
	AK24	TX1P		
	AH25	TX2M		
	AJ25	TX2P		
	AK25	TXCM		
	AH26	TXCP		
	AJ26	TX0M		
	AK26	TX0P		
	AH27	TX1M		
	AJ27	TX1P		
	AK27	TX2M		
	AH28	TX2P		
	AJ28	TXCM		
	AK28	TXCP		
	AH29	TX0M		
	AJ29	TX0P		
	AK29	TX1M		
	AH30	TX1P		
	AJ30	TX2M		
	AK30	TX2P		
	AH31	TXCM		
	AJ31	TXCP		
	AK31	TX0M		
	AH32	TX0P		
	AJ32	TX1M		
	AK32	TX1P		
	AH33	TX2M		
	AJ33	TX2P		
	AK33	TXCM		
	AH34	TXCP		
	AJ34	TX0M		
	AK34	TX0P		
	AH35	TX1M		
	AJ35	TX1P		
	AK35	TX2M		
	AH36	TX2P		
	AJ36	TXCM		
	AK36	TXCP		
	AH37	TX0M		
	AJ37	TX0P		
	AK37	TX1M		
	AH38	TX1P		
	AJ38	TX2M		
	AK38	TX2P		
	AH39	TXCM		
	AJ39	TXCP		
	AK39	TX0M		
	AH40	TX0P		
	AJ40	TX1M		
	AK40	TX1P		
	AH41	TX2M		
	AJ41	TX2P		
	AK41	TXCM		
	AH42	TXCP		
	AJ42	TX0M		
	AK42	TX0P		
	AH43	TX1M		
	AJ43	TX1P		
	AK43	TX2M		
	AH44	TX2P		
	AJ44	TXCM		
	AK44	TXCP		
	AH45	TX0M		
	AJ45	TX0P		
	AK45	TX1M		
	AH46	TX1P		
	AJ46	TX2M		
	AK46	TX2P		
	AH47	TXCM		
	AJ47	TXCP		
	AK47	TX0M		
	AH48	TX0P		
	AJ48	TX1M		
	AK48	TX1P		
	AH49	TX2M		
	AJ49	TX2P		
	AK49	TXCM		
	AH50	TXCP		
	AJ50	TX0M		
	AK50	TX0P		
	AH51	TX1M		
	AJ51	TX1P		
	AK51	TX2M		
	AH52	TX2P		
	AJ52	TXCM		
	AK52	TXCP		
	AH53	TX0M		
	AJ53	TX0P		
	AK53	TX1M		
	AH54	TX1P		
	AJ54	TX2M		
	AK54	TX2P		
	AH55	TXCM		
	AJ55	TXCP		
	AK55	TX0M		
	AH56	TX0P		
	AJ56	TX1M		
	AK56	TX1P		
	AH57	TX2M		
	AJ57	TX2P		
	AK57	TXCM		
	AH58	TXCP		
	AJ58	TX0M		
	AK58	TX0P		
	AH59	TX1M		
	AJ59	TX1P		
	AK59	TX2M		
	AH60	TX2P		
	AJ60	TXCM		
	AK60	TXCP		
	AH61	TX0M		
	AJ61	TX0P		
	AK61	TX1M		
	AH62	TX1P		
	AJ62	TX2M		
	AK62	TX2P		
	AH63	TXCM		
	AJ63	TXCP		
	AK63	TX0M		
	AH64	TX0P		
	AJ64	TX1M		
	AK64	TX1P		
	AH65	TX2M		
	AJ65	TX2P		
	AK65	TXCM		
	AH66	TXCP		
	AJ66	TX0M		
	AK66	TX0P		
	AH67	TX1M		
	AJ67	TX1P		
	AK67	TX2M		
	AH68	TX2P		
	AJ68	TXCM		
	AK68	TXCP		
	AH69	TX0M		
	AJ69	TX0P		
	AK69	TX1M		
	AH70	TX1P		
	AJ70	TX2M		
	AK70	TX2P		
	AH71	TXCM		
	AJ71	TXCP		
	AK71	TX0M		
	AH72	TX0P		
	AJ72	TX1M		
	AK72	TX1P		
	AH73	TX2M		
	AJ73	TX2P		
	AK73	TXCM		
	AH74	TXCP		
	AJ74	TX0M		
	AK74	TX0P		
	AH75	TX1M		
	AJ75	TX1P		
	AK75	TX2M		
	AH76	TX2P		
	AJ76	TXCM		
	AK76	TXCP		
	AH77	TX0M		
	AJ77	TX0P		
	AK77	TX1M		
	AH78	TX1P		
	AJ78	TX2M		
	AK78	TX2P		
	AH79	TXCM		
	AJ79	TXCP		
	AK79	TX0M		
	AH80	TX0P		
	AJ80	TX1M		
	AK80	TX1P		
	AH81	TX2M		
	AJ81	TX2P		
	AK81	TXCM		
	AH82	TXCP		
	AJ82	TX0M		
	AK82	TX0P		
	AH83	TX1M		
	AJ83	TX1P		
	AK83	TX2M		
	AH84	TX2P		
	AJ84	TXCM		
	AK84	TXCP		
	AH85	TX0M		
	AJ85	TX0P		
	AK85	TX1M		
	AH86	TX1P		
	AJ86	TX2M		
	AK86	TX2P		
	AH87	TXCM		
	AJ87	TXCP		
	AK87	TX0M		
	AH88	TX0P		
	AJ88	TX1M		
	AK88	TX1P		
	AH89	TX2M		
	AJ89	TX2P		
	AK89	TXCM		
	AH90	TXCP		
	AJ90	TX0M		
	AK90	TX0P		
	AH91	TX1M		
	AJ91	TX1P		
	AK91	TX2M		
	AH92	TX2P		
	AJ92	TXCM		
	AK92	TXCP		
	AH93	TX0M		
	AJ93	TX0P		
	AK93	TX1M		
	AH94	TX1P		
	AJ94	TX2M		
	AK94	TX2P		
	AH95	TXCM		
	AJ95	TXCP		
	AK95	TX0M		
	AH96	TX0P		
	AJ96	TX1M		
	AK96	TX1P		
	AH97	TX2M		
	AJ97	TX2P		
	AK97	TXCM		
	AH98	TXCP		
	AJ98	TX0M		
	AK98	TX0P		
	AH99	TX1M		
	AJ99	TX1P		
	AK99	TX2M		
	AH100	TX2P		
	AJ100	TXCM		
	AK100	TXCP		

**M11 CORE PWR/LVDS/TMDS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	19	45

APPLE COMPUTER INC.



**INTERNAL TMDs SERIES TERMINATION**

L13, L14, L15 PLACE NEAR DVI CONNECTOR

**EXTERNAL TMDs SERIES TERMINATION**

**INT/EXT TMDs CLK & D<0:2> TERMINATION**

**EXT. TMDs D<3:5> TERMINATION**

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R231	EXT_TMDs
114S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R236, R232, R234, R237, R235, R231, R232, R236	EXT_TMDs
132S0044	4	CAP CER .001UF, 10%, 50V, 0402	C931, C932, C933, C934	EXT_TMDs

**INT/EXT TMDs**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	20	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6694	C
SCALE		SHT	OF
NONE		21	45

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep...  
DVI7M during shutdown. When power key on remote device is pressed, 5V will be driven into DDC CLK. Since host falls into low power mode, DDC will not drive DDC CLK. As host falls into low power mode, DDC will not drive DDC CLK. Isolation will be disabled as well.

DVI POWER SWITCH

D

C

D


C

B

A

B

A



NOTE: Pull-down for DVI HPD provided by DVI power switch interface  
NOTE: DVI HPD SHARES O68 WITH ALS BECAUSE OF BOARD REAL ESTATE

TMDS FILTERING PLACE CLOSE TO CONNECTOR

S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller


Place GND shorts at graphics controller

VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694 C	
SCALE	NONE	SHT	22 OF 45

MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?

LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




SLEEP LED




KEYBOARD PULLUPS




LMU PULL-DOWNS



USB Trackpad Connector



Keyboard LED Driver




LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	23	45	



# MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280131	3	CAP CER .0330UF,10V,16V,X7R/X5R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
13280072	3	CAP CER .00150UF,10V,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL
341S1630	1	IC,UCTLR,MMM,PIC16F818,SMD,N/PROGRAM	U53	MMM

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE

# BATTERY CURRENT SENSE



**MMM, BATTERY CURRENT SENSE**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	24	45	




# HARD DRIVE INTERFACE (UATA100)



## EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID



## WIRELESS INTERFACE




## PLACE SERIES R CLOSE TO INTERPID




ANY SEQUENCING REQUIREMENT BETWEEN +5V\_HD\_SLEEP AND +3V\_SLEEP?


## BLUETOOTH/LEFT-SIDE USB



## OPTICAL DRIVE INTERFACE (EIDE)



## PLACE PULLUP RESISTORS CLOSE TO INTREPID





IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

## INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	25	45	






Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible


Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U49	88EE1111 B1



PLACE ALL SERIES RES CLOSE TO PHY




CRITICAL  
**U49**  
 88E1111  
 BCC





# PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOWN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	(PULL-DOWN RESISTOR)	(PULL-DOWN RESISTOR)

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

**FIREWIRE PORTS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D, DRAWING NUMBER: 051-6694, REV. C

SCALE: NONE, SHT: 30 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC,PMU,100PIN,LQFP	U33	

CPU VCORE HI\_OC/PMU AP should have a pullup resistor coming out of reset. MIB will have a pull-up to +5V MAIN or +3V SLEEP, which will act as our pulldown since both are off during PMU reset.

Pin	Signal	Pin	Signal
86	P00_D0	7	PMU_CUSTOM_RESET_L
85	P01_D1	5	PMU_CUSTOM_RESET
84	P02_D2	3	PMU_CUSTOM_RESET_L
83	P03_D3	1	PMU_CUSTOM_RESET
82	P04_D4	1	PMU_CUSTOM_RESET_L
81	P05_D5	1	PMU_CUSTOM_RESET
80	P06_D6	1	PMU_CUSTOM_RESET_L
79	P07_D7	1	PMU_CUSTOM_RESET
78	PMU_NUMLOCK_LED_L	2	PMU_CUSTOM_RESET_L
77	PMU_CAPSLOCK_LED_L	2	PMU_CUSTOM_RESET
76	CHARGE_LED_L	2	PMU_CUSTOM_RESET_L
75	PMU_POWER_UP_L	2	PMU_CUSTOM_RESET
74	PMU_SELECT	2	PMU_CUSTOM_RESET_L
73	SOFT_PWR_ON_L	2	PMU_CUSTOM_RESET
72	COMM_RING_DET_L	2	PMU_CUSTOM_RESET_L
71	INT_WATCHDOG_L	2	PMU_CUSTOM_RESET
70	KBD_X<0>	2	PMU_CUSTOM_RESET_L
69	KBD_X<1>	2	PMU_CUSTOM_RESET
68	KBD_X<2>	2	PMU_CUSTOM_RESET_L
67	KBD_X<3>	2	PMU_CUSTOM_RESET
66	KBD_X<4>	2	PMU_CUSTOM_RESET_L
65	KBD_X<5>	2	PMU_CUSTOM_RESET
64	KBD_X<6>	2	PMU_CUSTOM_RESET_L
63	KBD_X<7>	2	PMU_CUSTOM_RESET
61	KBD_X<8>	2	PMU_CUSTOM_RESET_L
59	KBD_X<9>	2	PMU_CUSTOM_RESET
58	IO_RESET_L	2	PMU_CUSTOM_RESET_L
57	KBD_COMMAND_L	2	PMU_CUSTOM_RESET
56	KBD_CONTROL_L	2	PMU_CUSTOM_RESET_L
55	KBD_SHIFT_L	2	PMU_CUSTOM_RESET
54	KBD_OPTION_L	2	PMU_CUSTOM_RESET_L
53	KBD_FUNCTION_L	2	PMU_CUSTOM_RESET
52	P40_A16	2	PMU_CUSTOM_RESET_L
51	KBD_ID	2	PMU_CUSTOM_RESET
50	CPU_PIL_STOP_OC	2	PMU_CUSTOM_RESET_L
49	NC	2	PMU_CUSTOM_RESET
48	SLEEP	2	PMU_CUSTOM_RESET_L
47	P44_CS0	2	PMU_CUSTOM_RESET
46	P45_CSI	2	PMU_CUSTOM_RESET_L
45	P46_CS2	2	PMU_CUSTOM_RESET
44	P47_CS3	2	PMU_CUSTOM_RESET_L
6	BYTE	2	PMU_CUSTOM_RESET
11	XOUT	2	PMU_CUSTOM_RESET_L
13	XIN	2	PMU_CUSTOM_RESET
10	RESET	2	PMU_CUSTOM_RESET_L
96	VREF	2	PMU_CUSTOM_RESET
7	CNVSS	2	PMU_CUSTOM_RESET_L
12	VSS	2	PMU_CUSTOM_RESET
62	AVSS	2	PMU_CUSTOM_RESET_L
94	AVCC	2	PMU_CUSTOM_RESET

### Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V 2.066V	1.65V 2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V 2.661V	2.31V 2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V 0.663V	0.33V 0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V- 3.28V	2.97V 3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

**PMU**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL,10.0000MHZ,-.01%,12PF,8X4.5MM,SMD	Y6	CRITICAL	?

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	31	45	



**BATTERY CHARGER**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	32	45	





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11483575	1	RES, MF, 1/16W/357K OHM, 1%, 0402, SMD	R521	?	SUPERCAP

**12.8V REGULATOR**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	C
		SHT	OF
		33	45

# 3.3V/5V MAIN SUPPLY

+24V PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC\_EN\_L  
 3V START TO TURN ON ~25MS AFTER DCDC\_EN\_L  
 DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V\_MAIN SWITCHER

DCDC\_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

+3V\_PMU +4V\_BU +3V\_PMU +3V\_PMU VOLTAGE

- +5V\_SLEEP LOADS
- 1) OPTICAL DRIVE
  - 2) DVI
  - 3) TRACKPAD
  - 4) FANS
  - 5) FIREWIRE PHY

- +3V\_SLEEP LOADS
- 1) CPU PLL Config Control
  - 2) INTREPID - IIC AND PCI PULL-UPS
  - 3) MAP31 - 3V RAIL (IF USING D3COLL)
  - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
  - 5) LVDS DDC PULL-UPS
  - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
  - 7) SOUND BOARD
  - 8) BOOT BANGER
  - 9) HARD DRIVE (IF USING 3V LOGIC)
  - 10) WIRELESS (IF POWERING OFF IN SLEEP)
  - 11) PMU - IIC Pull-ups
  - 12) PCI PULL-UPS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	OF
		34	45

# VCORE POWER SEQUENCING


CPU core follows CPU I/O voltage (approx. 7ms delay)

D


C

B

A




# 1.5V/2.5V SWITCHER



CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION  
 CONNECTING 1\_5V\_FB TO GND, FORCES 1.8V OUTPUT

# 1.8V SWITCHER



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6694	C
SCALE		SHT	OF
NONE		36	45



		8		7		6		5		4		3		2		1			
GROUP	SIG_NAME	DELAY_RULE	MAX_VIA	MAX_EXPOSED_LENGTH	TUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM		Differential Signals									
										GROUP	SIG_NAME	DIFFERENTIAL PAIR	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS				
AGP	AGP_AD<15..0>		5	100				66 MHz	12 18	ETHERNET	MDI M<0>	ENET_MD10						28	
	AGP_CBE<1..0>		5	100				66 MHz	12 18		MDI P<0>	ENET_MD10							28
	AGP_AD_STB<0>		5	100		8 MIL SPACING			12 18		MDI M<1>	ENET_MD11		SPACING DELETED BECAUSE					28
	AGP_AD_STB<1>		5	100		8 MIL SPACING			12 18		MDI P<1>	ENET_MD11		OF PHYSICAL CONSTRAINTS					28
	AGP_AD_STB<2>		5	100				66 MHz	12 18		MDI M<2>	ENET_MD12		AROUND MARVELL PHY					28
	AGP_AD_STB<3>		5	100				66 MHz	12 18		MDI P<2>	ENET_MD12							28
	AGP_AD_STB<4>		5	100		8 MIL SPACING			12 18		MDI M<3>	ENET_MD13							28
	AGP_AD_STB<5>		5	100		8 MIL SPACING			12 18		MDI P<3>	ENET_MD13							28
	AGP_AD_STB<6>		5	100				66 MHz	12 18		RJ45_DP<0>	RJ45_DP0	10 MIL SPACING						28
	AGP_AD_STB<7>		5	100				66 MHz	12 18		RJ45_DP<1>	RJ45_DP1	10 MIL SPACING						28
	AGP_AD_STB<8>		5	100				66 MHz	12 18		RJ45_DP<2>	RJ45_DP2	10 MIL SPACING						28
	AGP_AD_STB<9>		5	100				66 MHz	12 18		RJ45_DP<3>	RJ45_DP3	10 MIL SPACING						28
	AGP_AD_STB<10>		5	100				66 MHz	12 18		RJ45_DP<4>	RJ45_DP4	10 MIL SPACING						28
	AGP_AD_STB<11>		5	100				66 MHz	12 18		RJ45_DP<5>	RJ45_DP5	10 MIL SPACING						28
	AGP_AD_STB<12>		5	100				66 MHz	12 18		RJ45_DP<6>	RJ45_DP6	10 MIL SPACING						28
	AGP_AD_STB<13>		5	100				66 MHz	12 18		RJ45_DP<7>	RJ45_DP7	10 MIL SPACING						28
	AGP_AD_STB<14>		5	100				66 MHz	12 18		RJ45_DP<8>	RJ45_DP8	10 MIL SPACING						28
	AGP_AD_STB<15>		5	100				66 MHz	12 18		RJ45_DP<9>	RJ45_DP9	10 MIL SPACING						28
	AGP_SIDEBAND	AGP_SB_STB		5	100.0000		8 MIL SPACING				12 18	FW_TPAON	FW_TPA0	MIN LINE WIDTH=3.4					29 30
	AGP CONTROL	AGP_SB_STB_L		5	100.0000		8 MIL SPACING				12 18	FW_TPAOP	FW_TPA0	MIN LINE WIDTH=3.4					29 30
AGP_FRAME_L				250.0000					12 18	FW_TPBON	FW_TPB0	MIN LINE WIDTH=3.4					29 30		
AGP_IRDY_L				250.0000					12 18	FW_TPBOP	FW_TPB0	MIN LINE WIDTH=3.4					29 30		
AGP_TRDY_L			6	250.0000					12 18	FW_TPION	FW_TPI0	MIN LINE WIDTH=3.4					29 30		
AGP_DEVSEL_L			6	250.0000					12 18	FW_TPIOP	FW_TPI0	MIN LINE WIDTH=3.4					29 30		
AGP_STOP_L			6	250.0000					12 18	FW_TPOON	FW_TPO0	MIN LINE WIDTH=3.4					29 30		
AGP_PAR			6	250.0000					12 18	FW_TPOOP	FW_TPO0	MIN LINE WIDTH=3.4					29 30		
AGP_REQ_L				285.0000					12 18	FW_TPA1N	FW_TPA1	500.0000	MIN LINE WIDTH=3.4				29 30		
AGP_GNT_L				250.0000					12 18	FW_TPA1P	FW_TPA1	500.0000	MIN LINE WIDTH=3.4				29 30		
AGP_RBF_L				250.0000					12 18	FW_TPB1N	FW_TPB1	500.0000	MIN LINE WIDTH=3.4				29 30		
DVO	GPU_DVOD<0..23>		5	250					19 20	FW_TPB1P	FW_TPB1	500.0000	MIN LINE WIDTH=3.4				29 30		
	GPU_DVO_HSYNC								19 20	FW_TPI1N	FW_TPI1	MIN LINE WIDTH=3.4					30 40		
	GPU_DVO_VSYNC								19 20	FW_TPI1P	FW_TPI1	MIN LINE WIDTH=3.4					30 40		
	GPU_DVO_VSYNC								19 20	FW_TPO1N	FW_TPO1	MIN LINE WIDTH=3.4					30 40		
PCI	PCI_AD<31..0>					MIN_DAI5Y_CHAIN		33 MHz	9 12 17 25 27 40	FW_TPO1P	FW_TPO1	MIN LINE WIDTH=3.4					30 40		
	PCI_CBE<3..0>					MIN_DAI5Y_CHAIN		33 MHz	12 17 25 27 40	CLKLVDS_LN	CLKLVDS_L	10 MIL SPACING	4				19 22 40		
	PCI_FRAME_L					MIN_DAI5Y_CHAIN			12 17 25 27 40	CLKLVDS_LP	CLKLVDS_L	10 MIL SPACING	4				19 22 40		
	PCI_IRDY_L					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L0N	LVDS_L0	10 MIL SPACING					19 22 40		
	PCI_TRDY_L					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L0P	LVDS_L0	10 MIL SPACING					19 22 40		
	PCI_DEVSEL_L					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L1N	LVDS_L1	10 MIL SPACING					19 22 40		
	PCI_STOP_L					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L1P	LVDS_L1	10 MIL SPACING					19 22 40		
	PCI_PAR					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L2N	LVDS_L2	10 MIL SPACING					19 22 40		
	PCI_PAR					MIN_DAI5Y_CHAIN			12 17 25 27 40	LVDS_L2P	LVDS_L2	10 MIL SPACING					19 22 40		
	PCI_PAR					MIN_DAI5Y_CHAIN			12 17 25 27 40	CLKLVDS_UN	CLKLVDS_U	10 MIL SPACING	4				19 22 40		
PCI_PAR					MIN_DAI5Y_CHAIN			12 17 25 27 40	CLKLVDS_UP	CLKLVDS_U	10 MIL SPACING	4				19 22 40			
ULTRA ATA-100	UIDE_DATA<15..8>							100 MHz	13 25	LVDS_U0N	LVDS_U0	10 MIL SPACING					19 22 40		
	UIDE_DATA<7>							100 MHz	13 25	LVDS_U0P	LVDS_U0	10 MIL SPACING					19 22 40		
	UIDE_DATA<6..0>							100 MHz	13 25	LVDS_U1N	LVDS_U1	10 MIL SPACING					19 22 40		
	UIDE_ADDR<2..0>							100 MHz	13 25	LVDS_U1P	LVDS_U1	10 MIL SPACING					19 22 40		
	UIDE_RST_L							200.0000	13 25	LVDS_U2N	LVDS_U2	10 MIL SPACING					19 22 40		
	UIDE_DIOW_L							200.0000	13 25	LVDS_U2P	LVDS_U2	10 MIL SPACING					19 22 40		
	UIDE_DIOR_L					10 MIL SPACING		200.0000	13 25	TMDS_CONN_CLKN	CLKCONN_TMDS	10 MIL SPACING	4				22 40		
	UIDE_DMACK_L							200.0000	13 25	TMDS_CONN_CLKP	CLKCONN_TMDS	10 MIL SPACING	4				22 40		
	UIDE_CS0_L							200.0000	13 25	TMDS_CLKN	CLKTMDS	10 MIL SPACING	4				22 40		
	UIDE_CS1_L							200.0000	13 25	TMDS_CLKP	CLKTMDS	10 MIL SPACING	4				22 40		
	UIDE_DMARQ							200.0000	13 25	TMDS_DN<0>	TMDS_D0	10 MIL SPACING					20 22 40		
	UIDE_IOCHRDY							200.0000	13 25	TMDS_DP<0>	TMDS_D0	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DN<1>	TMDS_D1	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<1>	TMDS_D1	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DN<2>	TMDS_D2	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<2>	TMDS_D2	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<3>	TMDS_D3	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<4>	TMDS_D4	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<5>	TMDS_D5	10 MIL SPACING					20 22 40		
	UIDE_INTRQ							200.0000	13 25	TMDS_DP<6>	TMDS_D6	10 MIL SPACING					20 22 40		
UIDE_INTRQ							200.0000	13 25	TMDS_DP<7>	TMDS_D7	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<8>	TMDS_D8	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<9>	TMDS_D9	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<10>	TMDS_D10	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<11>	TMDS_D11	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<12>	TMDS_D12	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<13>	TMDS_D13	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<14>	TMDS_D14	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<15>	TMDS_D15	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<16>	TMDS_D16	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<17>	TMDS_D17	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<18>	TMDS_D18	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<19>	TMDS_D19	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<20>	TMDS_D20	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<21>	TMDS_D21	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<22>	TMDS_D22	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<23>	TMDS_D23	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<24>	TMDS_D24	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<25>	TMDS_D25	10 MIL SPACING					20 22 40			
UIDE_INTRQ							200.0000	13 25	TMDS_DP<26>	TMDS_D26	10 MIL SPACING					20 22 40			

# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10
+ADAPTER_OR_BATT		VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V_RAW		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.6V_BU		VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V_ESR		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+3V_PMU_ESR		VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TRACKPAD	+5V_MAIN_CONN	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	KB LED	KBLED_ANODE	VOLTAGE=0V	MIN_LINE_WIDTH=10
KBLED_RETURN		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
FAN GND	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	ENET_CTAP_CHGND

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH		
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
		+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
		+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	REFERENCE	INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		INT_MEM_VREF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
		CARBUS	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
			+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		ATI M11	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10
+GPU_MEM			VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
+3V_GPU	VOLTAGE=3.3V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_GPU_FLT	VOLTAGE=3.3V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
+1.5V_AGP	VOLTAGE=1.5V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
GPU_MEM_IO	VOLTAGE=2.5V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
GPU_MEM_IO_FLT	VOLTAGE=2.5V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+GPU_MEMCORE	VOLTAGE=2.5V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.8V_GPU	VOLTAGE=1.8V		MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+2.5V_GPU_PNLIO	VOLTAGE=2.5V		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.8V_ATI_PVDD	VOLTAGE=1.8V		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.5V_AGP_GPU	VOLTAGE=1.5V		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.5V_GPU_VDD15	VOLTAGE=1.5V		MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.8V_GPU_PLL	VOLTAGE=1.8V		MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_VDD1	VOLTAGE=1.8V		MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
GPU_VCORE_VDDCI	VOLTAGE=1.2V		MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+2.5V_GPU_A2VDD	VOLTAGE=2.5V		MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_AVDD	VOLTAGE=1.8V		MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
+1.8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10			
+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
SILICON	PP3V3_SI_PVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_AVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_VCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_PVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_AVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_VCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6		
	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
USB 2.0	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
	+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
	INTREPID	SSCG				

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6	
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6	
5V SWITCHER	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6	
MAX1715	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
CONTROL	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_SKIP	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10	
	MAX1717	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
		VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
		VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
		VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
VCORE_BOOST		VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
VCORE_BST		VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
VCORE_ILIM		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_REF		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TON		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_CC		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_FB		VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TIME		VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=15		
VCORE_GNDNSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6		
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10	
	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
	1778_TG	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	1778_BG	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10	
LTC3411	1778_TON	VOLTAGE=5V			





# REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 812854 SYMBOL
- 5) ADDED CPU\_AVDD\_LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD\_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG\_ASIC\_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT\_GP100 FROM OC\_FSEL
- 8) CHANGED JTAG\_ASIC\_TDO TP TO JTAG\_ASIC\_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG\_ASIC\_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC\_EN) ON J11 TO NEC\_RIGHT\_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG\_ASIC\_TDI
- 13) CHANGED CPU\_TEMP\_DM TO CPU\_THERM\_DM
- 14) CHANGED CPU\_TEMP\_DP TO CPU\_THERM\_DP
- 15) CHANGED GPU\_THERM\_DP TO GPU\_THERM\_DP\_TP
- 16) CHANGED GPU\_THERM\_DM TO GPU\_THERM\_DM\_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS\_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPELL\_SDNV\_POL\_BOOT\_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECTING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE\_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP\_STB NETS TO 5 TO CLEAR DRCS

\*\* RELEASED FOR EVT \*\*

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

\*\* RELEASED FOR DVT \*\*

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129M AND 64M A16 W11S
- 28) CHANGED TMSD SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS\_OP-AMP (U40)

\*\* RELEASED TO REV A \*\*

- 30) CHANGED TMSD TERMINATION R,C AND LS TO PRODUCTION VALUES

\*\* RELEASED TO REV A UNDER NEW PART NUMBER \*\*

09/17/2004

- 1) GPU\_DVOD<0..12> NETNAME CHANGE TO GPU\_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU\_PIN74 NETNAME FROM NC TO PMU\_SELECT
- 7) ADD R868 (10K OHM; NO\_STUFF) PULL UP TO +3V\_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU\_PIN 91 NETNAME FROM NC TO SYS\_BATT\_ISNS2
- 10) ADD R870 (0 OHM) SYS\_BATT\_ISNS2 LINK TO SYS\_BATT\_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM\_I2C\_BUS
- 15) MMM\_I2C\_BUS LINK TO INTREPID:INT\_I2C\_CLK1 AND INT\_I2C\_DATA1
- 16) CHANGE NETNAME FROM INT\_EXTINT11\_PU TO MMM\_FFIRQ\_L
- 17) CHANGE NETNAME FROM INT\_EXTINT12\_PU TO MMM\_SIRQ\_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM\_FFIRQ\_L & MMM\_SIRQ\_L PULL UP TO +3V\_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO\_STUFF), R847 (10K OHM; NO\_STUFF), R848 (10K OHM; NO\_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO\_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM),
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO\_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO\_LO\_MUTE\_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21\_PIN12 NETNAME FROM NC CHANGE TO THERM\_L\_OC
- 28) J21\_PIN10 NETNAME FROM NC CHANGE TO INT\_I2C\_DATA1
- 29) J21\_PIN11 NETNAME FROM NC CHANGE TO INT\_I2C\_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (208, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8\*3.8\*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO\_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO\_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59\_PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO\_STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM\_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 208, 0402)
- 6) ADD BOM\_OPTION (KIONIX\_ACCEL AND ST\_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC\_TEST=NO FOR FUNC\_TP\_WRONG\_SIDE.LOG
- 2) ADD NO\_TEST=YES FOR NOTP.LOG (MMM\_PIC\_AN2\_PD, MMM\_PIC\_AN3\_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT\_BANGER\_EEPROM\_U32 WITH 32KX\_M24256B\_FUNC\_TP\_WRONG\_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

## REVISION HISTORY (1 OF 1)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	41 OF 45





	8	7	6	5	4	3	2	1
	<p>*** Part Cross-Reference for the entire design ***</p> <p>B81 PCB_STANDOFF 4</p> <p>C1 CAP 21</p> <p>C2 CAP 35</p> <p>C3 CAP 35</p> <p>C4 CAP 35</p> <p>C5 CAP 35</p> <p>C6 CAP 35</p> <p>C7 CAP 35</p> <p>C8 CAP 5</p> <p>C9 CAP 16</p> <p>C10 CAP 16</p> <p>C11 CAP 18</p> <p>C12 CAP 16</p> <p>C13 CAP 35</p> <p>C14 CAP 23</p> <p>C15 CAP 16</p> <p>C16 CAP 16</p> <p>C17 CAP 16</p> <p>C18 CAP 19</p> <p>C19 CAP 16</p> <p>C20 CAP 16</p> <p>C21 CAP 16</p> <p>C22 CAP 16</p> <p>C23 CAP 16</p> <p>C24 CAP 5</p> <p>C25 CAP 16</p> <p>C26 CAP 16</p> <p>C27 CAP 16</p> <p>C28 CAP 16</p> <p>C29 CAP 16</p> <p>C30 CAP 14</p> <p>C31 CAP 16</p> <p>C32 CAP 14</p> <p>C33 CAP 5</p> <p>C34 CAP 16</p> <p>C35 CAP 16</p> <p>C36 CAP 16</p> <p>C37 CAP 18</p> <p>C38 CAP 5</p> <p>C39 CAP 5</p> <p>C40 CAP 5</p> <p>C41 CAP 5</p> <p>C42 CAP 16</p> <p>C43 CAP 16</p> <p>C44 CAP 16</p> <p>C45 CAP 5</p> <p>C46 CAP 5</p> <p>C47 CAP 5</p> <p>C48 CAP 16</p> <p>C49 CAP 16</p> <p>C50 CAP 16</p> <p>C51 CAP 16</p> <p>C52 CAP 16</p> <p>C53 CAP 16</p> <p>C54 CAP 16</p> <p>C55 CAP 16</p> <p>C56 CAP 16</p> <p>C57 CAP 16</p> <p>C58 CAP 16</p> <p>C59 CAP 16</p> <p>C60 CAP 16</p> <p>C61 CAP 16</p> <p>C62 CAP 16</p> <p>C63 CAP 18</p> <p>C64 CAP 18</p> <p>C65 CAP 18</p> <p>C66 CAP 18</p> <p>C67 CAP 18</p> <p>C68 CAP 18</p> <p>C69 CAP 18</p> <p>C70 CAP 18</p> <p>C71 CAP 18</p> <p>C72 CAP 5</p> <p>C73 CAP 5</p> <p>C74 CAP 16</p> <p>C75 CAP 16</p> <p>C76 CAP 16</p> <p>C77 CAP 16</p> <p>C78 CAP 16</p> <p>C79 CAP 23</p> <p>C80 CAP 23</p> <p>C81 CAP 26</p> <p>C82 CAP 26</p> <p>C83 CAP 12</p> <p>C84 CAP 19</p> <p>C85 CAP 19</p> <p>C86 CAP 19</p> <p>C87 CAP 26</p> <p>C88 CAP 26</p> <p>C89 CAP 5</p> <p>C90 CAP 5</p> <p>C91 CAP 5</p> <p>C92 CAP 5</p> <p>C93 CAP 16</p> <p>C94 CAP 16</p> <p>C95 CAP 16</p> <p>C96 CAP 16</p> <p>C97 CAP 16</p> <p>C98 CAP 16</p> <p>C99 CAP 16</p> <p>C100 CAP 16</p> <p>C101 CAP 20</p> <p>C102 CAP 5</p> <p>C103 CAP 5</p> <p>C104 CAP 5</p> <p>C105 CAP 5</p> <p>C106 CAP 5</p> <p>C107 CAP 5</p> <p>C108 CAP 16</p> <p>C109 CAP 16</p> <p>C110 CAP 5</p> <p>C111 CAP 5</p> <p>C112 CAP 5</p> <p>C113 CAP 5</p> <p>C114 CAP 5</p> <p>C115 CAP 35</p> <p>C116 CAP 35</p> <p>C117 CAP 35</p> <p>C118 CAP 16</p> <p>C119 CAP 16</p> <p>C120 CAP 16</p> <p>C121 CAP 16</p> <p>C122 CAP 16</p> <p>C123 CAP 16</p> <p>C124 CAP 16</p> <p>C125 CAP 16</p> <p>C126 CAP 16</p> <p>C127 CAP 16</p> <p>C128 CAP 16</p> <p>C129 CAP 20</p> <p>C130 CAP 20</p> <p>C131 CAP 20</p> <p>C132 CAP 20</p> <p>C133 CAP 20</p> <p>C134 CAP 26</p> <p>C135 CAP 26</p> <p>C136 CAP 5</p> <p>C137 CAP 5</p> <p>C138 CAP 5</p> <p>C139 CAP 5</p> <p>C140 CAP 14</p> <p>C141 CAP 16</p> <p>C142 CAP 16</p> <p>C143 CAP 16</p> <p>C144 CAP 16</p> <p>C145 CAP 16</p> <p>C146 CAP 16</p> <p>C147 CAP 16</p> <p>C148 CAP 16</p> <p>C149 CAP 5</p> <p>C150 CAP 5</p> <p>C151 CAP 5</p> <p>C152 CAP 5</p> <p>C153 CAP 16</p> <p>C154 CAP 16</p> <p>C155 CAP 16</p> <p>C156 CAP 16</p> <p>C157 CAP 16</p> <p>C158 CAP 16</p> <p>C159 CAP 16</p> <p>C160 CAP 16</p> <p>C161 CAP 16</p> <p>C162 CAP 16</p> <p>C163 CAP 16</p> <p>C164 CAP 16</p> <p>C165 CAP 20</p>	<p>C166 CAP 19</p> <p>C167 CAP 19</p> <p>C168 CAP 5</p> <p>C169 CAP 5</p> <p>C170 CAP 5</p> <p>C171 CAP 16</p> <p>C172 CAP 5</p> <p>C173 CAP 16</p> <p>C174 CAP 16</p> <p>C175 CAP 16</p> <p>C176 CAP 16</p> <p>C177 CAP 16</p> <p>C178 CAP 16</p> <p>C179 CAP 16</p> <p>C180 CAP 16</p> <p>C181 CAP 16</p> <p>C182 CAP 14</p> <p>C183 CAP 16</p> <p>C184 CAP 16</p> <p>C185 CAP 16</p> <p>C186 CAP 19</p> <p>C187 CAP 19</p> <p>C188 CAP 5</p> <p>C189 CAP 5</p> <p>C190 CAP 5</p> <p>C191 CAP 5</p> <p>C192 CAP 5</p> <p>C193 CAP 5</p> <p>C194 CAP 5</p> <p>C195 CAP 5</p> <p>C196 CAP 5</p> <p>C197 CAP 5</p> <p>C198 CAP 5</p> <p>C199 CAP 5</p> <p>C200 CAP 5</p> <p>C201 CAP 5</p> <p>C202 CAP 5</p> <p>C203 CAP 5</p> <p>C204 CAP 5</p> <p>C205 CAP 16</p> <p>C206 CAP 16</p> <p>C207 CAP 16</p> <p>C208 CAP 16</p> <p>C209 CAP 16</p> <p>C210 CAP 16</p> <p>C211 CAP 16</p> <p>C212 CAP 16</p> <p>C213 CAP 16</p> <p>C214 CAP 16</p> <p>C215 CAP 16</p> <p>C216 CAP 16</p> <p>C217 CAP 16</p> <p>C218 CAP 20</p> <p>C219 CAP 20</p> <p>C220 CAP 20</p> <p>C221 CAP 19</p> <p>C222 CAP 19</p> <p>C223 CAP 5</p> <p>C224 CAP 5</p> <p>C225 CAP 16</p> <p>C226 CAP 16</p> <p>C227 CAP 16</p> <p>C228 CAP 16</p> <p>C229 CAP 16</p> <p>C230 CAP 16</p> <p>C231 CAP 16</p> <p>C232 CAP 19</p> <p>C233 CAP 16</p> <p>C234 CAP 35</p> <p>C235 CAP 36</p> <p>C236 CAP 16</p> <p>C237 CAP 16</p> <p>C238 CAP 16</p> <p>C239 CAP 16</p> <p>C240 CAP 16</p> <p>C241 CAP 16</p> <p>C242 CAP 16</p> <p>C243 CAP 16</p> <p>C244 CAP 16</p> <p>C245 CAP 16</p> <p>C246 CAP 16</p> <p>C247 CAP 12</p> <p>C248 CAP 23</p> <p>C249 CAP 16</p> <p>C250 CAP 16</p> <p>C251 CAP 16</p> <p>C252 CAP 16</p> <p>C253 CAP 16</p> <p>C254 CAP 16</p> <p>C255 CAP 20</p> <p>C256 CAP 19</p> <p>C257 CAP 19</p> <p>C258 CAP 19</p> <p>C259 CAP 19</p> <p>C260 CAP 19</p> <p>C261 CAP 16</p> <p>C262 CAP 16</p> <p>C263 CAP 16</p> <p>C264 CAP 16</p> <p>C265 CAP 16</p> <p>C266 CAP 16</p> <p>C267 CAP 16</p> <p>C268 CAP 16</p> <p>C269 CAP 16</p> <p>C270 CAP 16</p> <p>C271 CAP 16</p> <p>C272 CAP 5</p> <p>C273 CAP 5</p> <p>C274 CAP 16</p> <p>C275 CAP 16</p> <p>C276 CAP 16</p> <p>C277 CAP 16</p> <p>C278 CAP 16</p> <p>C279 CAP 16</p> <p>C280 CAP 16</p> <p>C281 CAP 16</p> <p>C282 CAP 16</p> <p>C283 CAP 16</p> <p>C284 CAP 16</p> <p>C285 CAP 16</p> <p>C286 CAP 16</p> <p>C287 CAP 16</p> <p>C288 CAP 16</p> <p>C289 CAP 16</p> <p>C290 CAP 16</p> <p>C291 CAP 16</p> <p>C292 CAP 16</p> <p>C293 CAP 16</p> <p>C294 CAP 16</p> <p>C295 CAP 16</p> <p>C296 CAP 16</p> <p>C297 CAP 16</p> <p>C298 CAP 16</p> <p>C299 CAP 19</p> <p>C300 CAP 19</p> <p>C301 CAP 19</p> <p>C302 CAP 19</p> <p>C303 CAP 19</p> <p>C304 CAP 21</p> <p>C305 CAP 21</p> <p>C306 CAP 21</p> <p>C307 CAP 19</p> <p>C308 CAP 8</p> <p>C309 CAP 16</p> <p>C310 CAP 16</p> <p>C311 CAP 16</p> <p>C312 CAP 16</p> <p>C313 CAP 16</p> <p>C314 CAP 16</p> <p>C315 CAP 16</p> <p>C316 CAP 16</p> <p>C317 CAP 16</p> <p>C318 CAP 16</p> <p>C319 CAP 16</p> <p>C320 CAP 16</p> <p>C321 CAP 16</p> <p>C322 CAP 16</p> <p>C323 CAP 16</p> <p>C324 CAP 16</p> <p>C325 CAP 16</p> <p>C326 CAP 16</p> <p>C327 CAP 21</p> <p>C328 CAP 19</p> <p>C329 CAP 19</p> <p>C330 CAP 19</p> <p>C331 CAP 19</p> <p>C332 CAP 19</p> <p>C333 CAP 19</p> <p>C334 CAP 19</p> <p>C335 CAP 19</p>	<p>C336 CAP 16</p> <p>C337 CAP 16</p> <p>C338 CAP 19</p> <p>C339 CAP 21</p> <p>C340 CAP 5</p> <p>C341 CAP 5</p> <p>C342 CAP 5</p> <p>C343 CAP 5</p> <p>C344 CAP 5</p> <p>C345 CAP 5</p> <p>C346 CAP 5</p> <p>C347 CAP 5</p> <p>C348 CAP 16</p> <p>C349 CAP 16</p> <p>C350 CAP 16</p> <p>C351 CAP 16</p> <p>C352 CAP 16</p> <p>C353 CAP 16</p> <p>C354 CAP 16</p> <p>C355 CAP 16</p> <p>C356 CAP 16</p> <p>C357 CAP 16</p> <p>C358 CAP 16</p> <p>C359 CAP 16</p> <p>C360 CAP 21</p> <p>C361 CAP 21</p> <p>C362 CAP 21</p> <p>C363 CAP 21</p> <p>C364 CAP 21</p> <p>C365 CAP 21</p> <p>C366 CAP 21</p> <p>C367 CAP 21</p> <p>C368 CAP 21</p> <p>C369 CAP 21</p> <p>C370 CAP 21</p> <p>C371 CAP 21</p> <p>C372 CAP 21</p> <p>C373 CAP 21</p> <p>C374 CAP 21</p> <p>C375 CAP 21</p> <p>C376 CAP 16</p> <p>C377 CAP 16</p> <p>C378 CAP 16</p> <p>C379 CAP 21</p> <p>C380 CAP 21</p> <p>C381 CAP 21</p> <p>C382 CAP 21</p> <p>C383 CAP 21</p> <p>C384 CAP 21</p> <p>C385 CAP 21</p> <p>C386 CAP 21</p> <p>C387 CAP 21</p> <p>C388 CAP 21</p> <p>C389 CAP 21</p> <p>C390 CAP 21</p> <p>C391 CAP 21</p> <p>C392 CAP 21</p> <p>C393 CAP 21</p> <p>C394 CAP 16</p> <p>C395 CAP 16</p> <p>C396 CAP 16</p> <p>C397 CAP 16</p> <p>C398 CAP 16</p> <p>C399 CAP 16</p> <p>C400 CAP 16</p> <p>C401 CAP 16</p> <p>C402 CAP 16</p> <p>C403 CAP 16</p> <p>C404 CAP 16</p> <p>C405 CAP 16</p> <p>C406 CAP 16</p> <p>C407 CAP 16</p> <p>C408 CAP 21</p> <p>C409 CAP 21</p> <p>C410 CAP 21</p> <p>C411 CAP 21</p> <p>C412 CAP 21</p> <p>C413 CAP 9</p> <p>C414 CAP 21</p> <p>C415 CAP 21</p> <p>C416 CAP 21</p> <p>C417 CAP 16</p> <p>C418 CAP 16</p> <p>C419 CAP 14</p> <p>C420 CAP 21</p> <p>C421 CAP 19</p> <p>C422 CAP 16</p> <p>C423 CAP 16</p> <p>C424 CAP 14</p> <p>C425 CAP 21</p> <p>C426 CAP 21</p> <p>C427 CAP 16</p> <p>C428 CAP 21</p> <p>C429 CAP 21</p> <p>C430 CAP 16</p> <p>C431 CAP 35</p> <p>C432 CAP 35</p> <p>C433 CAP 16</p> <p>C434 CAP 21</p> <p>C435 CAP 21</p> <p>C436 CAP 21</p> <p>C437 CAP 21</p> <p>C438 CAP 21</p> <p>C439 CAP 35</p> <p>C440 CAP 22</p> <p>C441 CAP 35</p> <p>C442 CAP 35</p> <p>C443 CAP 35</p> <p>C444 CAP 35</p> <p>C445 CAP 35</p> <p>C446 CAP 35</p> <p>C447 CAP 35</p> <p>C448 CAP 35</p> <p>C449 CAP 21</p> <p>C450 CAP 21</p> <p>C451 CAP 9</p> <p>C452 CAP 22</p> <p>C453 CAP 28</p> <p>C454 CAP 28</p> <p>C455 CAP 34</p> <p>C456 CAP 34</p> <p>C457 CAP 28</p> <p>C458 CAP 32</p> <p>C459 CAP 35</p> <p>C460 CAP 9</p> <p>C461 CAP 33</p> <p>C462 CAP 33</p> <p>C463 CAP 33</p> <p>C464 CAP 28</p> <p>C465 CAP 28</p> <p>C466 CAP 28</p> <p>C467 CAP 17</p> <p>C468 CAP 28</p> <p>C469 CAP 26</p> <p>C470 CAP 9</p> <p>C471 CAP 28</p> <p>C472 CAP 28</p> <p>C473 CAP 28</p> <p>C474 CAP 28</p> <p>C475 CAP 28</p> <p>C476 CAP 28</p> <p>C477 CAP 28</p> <p>C478 CAP 26</p> <p>C479 CAP 9</p> <p>C480 CAP 16</p> <p>C481 CAP 11</p> <p>C482 CAP 16</p> <p>C483 CAP 11</p> <p>C484 CAP 22</p> <p>C485 CAP 33</p> <p>C486 CAP 28</p> <p>C487 CAP 28</p> <p>C488 CAP 28</p> <p>C489 CAP 28</p> <p>C490 CAP 11</p> <p>C491 CAP 28</p> <p>C492 CAP 28</p> <p>C493 CAP 28</p> <p>C494 CAP 19</p> <p>C495 CAP 33</p> <p>C496 CAP 28</p> <p>C497 CAP 35</p> <p>C498 CAP 35</p> <p>C499 CAP 36</p> <p>C500 CAP 28</p> <p>C501 CAP 28</p>	<p>C502 CAP 28</p> <p>C503 CAP 28</p> <p>C504 CAP 28</p> <p>C505 CAP 28</p> <p>C506 CAP 28</p> <p>C507 CAP 35</p> <p>C508 CAP 22</p> <p>C509 CAP 33</p> <p>C510 CAP 33</p> <p>C511 CAP 35</p> <p>C512 CAP 35</p> <p>C513 CAP 26</p> <p>C514 CAP 35</p> <p>C515 CAP 19</p> <p>C516 CAP 34</p> <p>C517 CAP 16</p> <p>C518 CAP 35</p> <p>C519 CAP 35</p> <p>C520 CAP 28</p> <p>C521 CAP 35</p> <p>C522 CAP 11</p> <p>C523 CAP 11</p> <p>C524 CAP 11</p> <p>C525 CAP 11</p> <p>C526 CAP 11</p> <p>C527 CAP 11</p> <p>C528 CAP 30</p> <p>C529 CAP 35</p> <p>C530 CAP 11</p> <p>C531 CAP 36</p> <p>C532 CAP 21</p> <p>C533 CAP 34</p> <p>C534 CAP 34</p> <p>C535 CAP 33</p> <p>C536 CAP 33</p> <p>C537 CAP 16</p> <p>C538 CAP 16</p> <p>C539 CAP 29</p> <p>C540 CAP 29</p> <p>C541 CAP 29</p> <p>C542 CAP 11</p> <p>C543 CAP 16</p> <p>C544 CAP 36</p> <p>C545 CAP 34</p> <p>C546 CAP 19</p> <p>C547 CAP 32</p> <p>C548 CAP 11</p> <p>C549 CAP 21</p> <p>C550 CAP 21</p> <p>C551 CAP 11</p> <p>C552 CAP 16</p> <p>C553 CAP 33</p> <p>C554 CAP 33</p> <p>C555 CAP 19</p> <p>C556 CAP 30</p> <p>C557 CAP 32</p> <p>C558 CAP 36</p> <p>C559 CAP 36</p> <p>C560 CAP 34</p> <p>C561 CAP 34</p> <p>C562 CAP 32</p> <p>C563 CAP 32</p> <p>C564 CAP 32</p> <p>C565 CAP 32</p> <p>C566 CAP 32</p> <p>C567 CAP 32</p> <p>C568 CAP 32</p> <p>C569 CAP 32</p> <p>C570 CAP 32</p> <p>C571 CAP 29</p> <p>C572 CAP 32</p> <p>C573 CAP 11</p> <p>C574 CAP 10</p> <p>C575 CAP 36</p> <p>C576 CAP 34</p> <p>C577 CAP 34</p> <p>C578 CAP 34</p> <p>C579 CAP 34</p> <p>C580 CAP 36</p> <p>C581 CAP 36</p> <p>C582 CAP 36</p> <p>C583 CAP 36</p> <p>C584 CAP 36</p> <p>C585 CAP 36</p> <p>C586 CAP 36</p> <p>C587 CAP 36</p> <p>C588 CAP 36</p> <p>C589 CAP 36</p> <p>C590 CAP 36</p> <p>C591 CAP 36</p> <p>C592 CAP 36</p> <p>C593 CAP 36</p> <p>C594 CAP 36</p> <p>C595 CAP 36</p> <p>C596 CAP 36</p> <p>C597 CAP 36</p> <p>C598 CAP 36</p> <p>C599 CAP 36</p> <p>C600 CAP 36</p> <p>C601 CAP 36</p> <p>C602 CAP 36</p> <p>C603 CAP 36</p> <p>C604 CAP 36</p> <p>C605 CAP 36</p> <p>C606 CAP 36</p> <p>C607 CAP 36</p> <p>C608 CAP 36</p> <p>C609 CAP 36</p> <p>C610 CAP 36</p> <p>C611 CAP 36</p> <p>C612 CAP 36</p> <p>C613 CAP 36</p> <p>C614 CAP 36</p> <p>C615 CAP 36</p> <p>C616 CAP 36</p> <p>C617 CAP 36</p> <p>C618 CAP 36</p> <p>C619 CAP 36</p> <p>C620 CAP 36</p> <p>C621 CAP 36</p> <p>C622 CAP 36</p> <p>C623 CAP 36</p> <p>C624 CAP 36</p> <p>C625 CAP 36</p> <p>C626 CAP 36</p> <p>C627 CAP 36</p> <p>C628 CAP 36</p> <p>C629 CAP 36</p> <p>C630 CAP 36</p> <p>C631 CAP 36</p> <p>C632 CAP 36</p> <p>C633 CAP 36</p> <p>C634 CAP 36</p> <p>C635 CAP 36</p> <p>C636 CAP 36</p> <p>C637 CAP 36</p> <p>C638 CAP 36</p> <p>C639 CAP 36</p> <p>C640 CAP 36</p> <p>C641 CAP 36</p> <p>C642 CAP 36</p> <p>C643 CAP 36</p> <p>C644 CAP 36</p> <p>C645 CAP 36</p> <p>C646 CAP 36</p> <p>C647 CAP 36</p> <p>C648 CAP 36</p> <p>C649 CAP 36</p> <p>C650 CAP 36</p> <p>C651 CAP 36</p> <p>C652 CAP 36</p> <p>C653 CAP 36</p> <p>C654 CAP 36</p> <p>C655 CAP 36</p> <p>C656 CAP 36</p> <p>C657 CAP 36</p> <p>C658 CAP 36</p> <p>C659 CAP 36</p> <p>C660 CAP 36</p> <p>C661 CAP 36</p> <p>C662 CAP 36</p> <p>C663 CAP 36</p> <p>C664 CAP 36</p> <p>C665 CAP 36</p> <p>C666 CAP 36</p> <p>C667 CAP 36</p> <p>C668 CAP 36</p> <p>C669 CAP 36</p>	<p>C670 CAP 23</p> <p>C671 CAP 21</p> <p>C672 CAP 21</p> <p>C673 CAP 21</p> <p>C674 CAP 21</p> <p>C675 CAP 21</p> <p>C676 CAP 21</p> <p>C677 CAP 21</p> <p>C678 CAP 26</p> <p>C679 CAP 35</p> <p>C680 CAP 35</p> <p>C681 CAP 26</p> <p>C682 CAP 35</p> <p>C683 CAP 36</p> <p>C684 CAP 22</p> <p>C685 CAP 22</p> <p>C686 CAP 14</p> <p>C687 CAP 35</p> <p>C688 CAP 26</p> <p>C689 CAP 35</p> <p>C690 CAP 26</p> <p>C691 CAP 34</p> <p>C692 CAP 34</p> <p>C693 CAP 15</p> <p>C694 CAP 21</p> <p>C695 CAP 22</p> <p>C696 CAP 22</p> <p>C697 CAP 22</p> <p>C698 CAP 14</p> <p>C699 CAP 35</p> <p>C700 CAP 34</p> <p>C701 CAP 21</p> <p>C702 CAP 22</p> <p>C703 CAP 22</p> <p>C704 CAP 21</p> <p>C705 CAP 34</p> <p>C706 CAP 22</p> <p>C707 CAP 22</p> <p>C708 CAP 22</p> <p>C709 CAP 22</p> <p>C710 CAP 22</p> <p>C711 CAP 22</p> <p>C712 CAP 22</p> <p>C713 CAP 22</p> <p>C714 CAP 19</p> <p>C715 CAP 21</p> <p>C716 CAP 21</p> <p>C717 CAP 21</p> <p>C718 CAP 22</p> <p>C719 CAP 19</p> <p>C720 CAP 19</p> <p>C721 CAP 19</p> <p>C722 CAP 21</p> <p>C723 CAP 36</p> <p>C724 CAP 22</p> <p>C725 CAP 21</p> <p>C726 CAP 36</p> <p>C727 CAP 10</p> <p>C728 CAP 35</p> <p>C729 CAP 35</p> <p>C730 CAP 35</p> <p>C731 CAP 35</p> <p>C732 CAP 32</p> <p>C733 CAP 35</p> <p>C734 CAP 39</p> <p>C735 CAP 10</p> <p>C736 CAP 33</p> <p>C737 CAP 16</p> <p>C738 CAP 29</p> <p>C739 CAP 22</p> <p>C740 CAP 10</p> <p>C741 CAP 10</p> <p>C742 CAP 10</p> <p>C743 CAP 10</p> <p>C744 CAP 10</p> <p>C745 CAP 36</p> <p>C746 CAP 16</p> <p>C747 CAP 10</p> <p>C748 CAP 10</p> <p>C749 CAP 21</p> <p>C750 CAP 33</p> <p>C751 CAP 36</p> <p>C752 CAP 33</p> <p>C753 CAP 10</p> <p>C754 CAP 28</p> <p>C755 CAP 28</p> <p>C756 CAP 34</p> <p>C757 CAP 32</p> <p>C758 CAP 34</p> <p>C759 CAP 34</p> <p>C760 CAP 34</p> <p>C761 CAP 21</p> <p>C762 CAP 19</p> <p>C763 CAP 34</p> <p>C764 CAP 34</p> <p>C765 CAP 33</p> <p>C766 CAP 35</p> <p>C767 CAP 26</p> <p>C768 CAP 35</p> <p>C769 CAP 11</p> <p>C770 CAP 34</p> <p>C771 CAP 32</p> <p>C772 CAP 32</p> <p>C773 CAP 32</p> <p>C774 CAP 30</p> <p>C775 CAP 35</p> <p>C776 CAP 17</p> <p>C777 CAP 29</p> <p>C778 CAP 24</p> <p>C779 CAP 34</p> <p>C780 CAP 36</p> <p>C781 CAP 33</p> <p>C782 CAP 36</p> <p>C783 CAP 17</p> <p>C784 CAP 30</p> <p>C785 CAP 34</p> <p>C786 CAP 30</p> <p>C787 CAP 30</p> <p>C788 CAP 36</p> <p>C789 CAP 17</p> <p>C790 CAP 37</p> <p>C791 CAP 17</p> <p>C792 CAP 30</p> <p>C793 CAP 33</p> <p>C794 CAP 33</p> <p>C795 CAP 17</p> <p>C796 CAP 17</p> <p>C797 CAP 17</p> <p>C798 CAP 17</p> <p>C799 CAP 17</p> <p>C800 CAP 33</p> <p>C801 CAP 32</p> <p>C802 CAP 32</p> <p>C803 CAP 32</p> <p>C804 CAP 32</p> <p>C805 CAP 30</p> <p>C806 CAP 34</p> <p>C807 CAP 28</p> <p>C808 CAP 29</p> <p>C809 CAP 36</p> <p>C810 CAP 29</p> <p>C811 CAP 34</p> <p>C812 CAP 20</p> <p>C813 CAP 29</p> <p>C814 CAP 23</p> <p>C815 CAP 23</p> <p>C816 CAP 16</p> <p>C817 CAP 32</p> <p>C818 CAP 32</p> <p>C819 CAP 19</p> <p>C820 CAP 33</p> <p>C821 CAP 33</p> <p>C822 CAP 33</p> <p>C823 CAP 34</p> <p>C824 CAP 34</p> <p>C825 CAP 34</p> <p>C826 CAP 34</p> <p>C827 CAP 34</p> <p>C828 CAP 34</p> <p>C829 CAP 31</p> <p>C830 CAP 27</p> <p>C831 CAP 31</p> <p>C832 CAP 31</p> <p>C833 CAP 27</p> <p>C834 CAP 27</p> <p>C835 CAP 27</p> <p>C836 CAP 27</p> <p>C837 CAP 27</p>	<p>C838 CAP 27</p> <p>C839 CAP 27</p> <p>C840 CAP 27</p> <p>C841 CAP 27</p> <p>C842 CAP 27</p> <p>C843 CAP 27</p> <p>C844 CAP 27</p> <p>C845 CAP 27</p> <p>C846 CAP 26</p> <p>C847 CAP 35</p> <p>C848 CAP 21</p> <p>C849 CAP 21</p> <p>C850 CAP 21</p> <p>C851 CAP 21</p> <p>C852 CAP 21</p> <p>C853 CAP 21</p> <p>C854 CAP 21</p> <p>C855 CAP 21</p> <p>C856 CAP 21</p> <p>C857 CAP 21</p> <p>C858 CAP 21</p> <p>C859 CAP 21</p> <p>C860 CAP 21</p> <p>C861 CAP 21</p> <p>C862 CAP 21</p> <p>C863 CAP 21</p> <p>C864 CAP 21</p> <p>C865 CAP 21</p> <p>C866 CAP 21</p> <p>C867 CAP 21</p> <p>C868 CAP 21</p> <p>C869 CAP 21</p> <p>C870 CAP 21</p> <p>C871 CAP 21</p> <p>C872 CAP 21</p> <p>C873 CAP 21</p> <p>C874 CAP 21</p> <p>C875 CAP 21</p> <p>C876 CAP 21</p> <p>C877 CAP 21</p> <p>C878 CAP 21</p> <p>C879 CAP 21</p> <p>C880 CAP 21</p> <p>C881 CAP 21</p> <p>C882 CAP 19</p> <p>C883 CAP 22</p> <p>C884 CAP 35</p> <p>C885 CAP 22</p> <p>C886 CAP 36</p> <p>C887 CAP 36</p> <p>C888 CAP 21</p> <p>C889 CAP 21</p> <p>C890 CAP 36</p> <p>C891 CAP 36</p> <p>C892 CAP 36</p> <p>C893 CAP 36</p> <p>C894 CAP 36</p> <p>C895 CAP 26</p> <p>C896 CAP 26</p> <p>C897 CAP 26</p> <p>C898 CAP 26</p> <p>C899 CAP 26</p> <p>C900 CAP 26</p> <p>C901 CAP 26</p> <p>C902 CAP 26</p> <p>C903 CAP 26</p> <p>C904 CAP 26</p> <p>C905 CAP 26</p> <p>C906 CAP 26</p> <p>C907 CAP 26</p> <p>C908 CAP 26</p> <p>C909 CAP 26</p> <p>C910 CAP 26</p> <p>C911 CAP 26</p> <p>C912 CAP 21</p> <p>C913 CAP 19</p> <p>C914 CAP 24</p> <p>C915 CAP 24</p> <p>C916 CAP 24</p> <p>C917 CAP 24</p> <p>C918 CAP 24</p> <p>C919 CAP 24</p> <p>C920 CAP 24</p> <p>C921 CAP 24</p> <p>C922 CAP 24</p> <p>C923 CAP 24</p> <p>C924 CAP 24</p> <p>C925 CAP 24</p> <p>C926 CAP 24</p> <p>C927 CAP 24</p> <p>C928 CAP 24</p> <p>C929 CAP 24</p> <p>C930 CAP 24</p> <p>C931 CAP 24</p> <p>C932 CAP 24</p> <p>C933 CAP 24</p> <p>C934 CAP 24</p> <p>C935 CAP 24</p> <p>C936 CAP 24</p> <p>C937 CAP 24</p> <p>C938 CAP 6</p> <p>C939 CAP 20</p> <p>C940 CAP 20</p> <p>C941 CAP 20</p> <p>C942 CAP 20</p> <p>C943 CAP 20</p> <p>C944 CAP 20</p> <p>C945 CAP 5</p> <p>C946 CAP 29</p> <p>C947 CAP 29</p> <p>C948 CAP 29</p> <p>C949 CAP 29</p> <p>C950 CAP 29</p> <p>C951 CAP 29</p> <p>C952 CAP 29</p> <p>C9</p>		

	8	7	6	5	4	3	2	1
D	R308 RES 24 R309 RES 34 R310 RES 34 R311 RES 19 R312 RES 35 R313 RES 35 R314 RES 35 R315 RES 22 R316 RES 28 R317 RES 22 R318 RES 35 R319 RES 28 R320 RES 35 R321 RES 35 R322 RES 35 R323 RES 35 R324 RES 35 R325 RES 35 R326 RES 35 R327 RES 35 R328 RES 35 R329 RES 35 R330 RES 35 R331 RES 35 R332 RES 19 R333 RES 28 R334 RES 28 R335 RES 35 R336 RES 28 R337 RES 35 R338 RES 9 R339 RES 19 R340 RES 19 R341 RES 19 R342 RES 22 R343 RES 28 R344 RES 28 R345 RES 28 R346 RES 28 R347 RES 28 R348 RES 17 R349 RES 35 R350 RES 34 R351 RES 19 R352 RES 19 R353 RES 28 R354 RES 28 R355 RES 28 R356 RES 28 R357 RES 9 R358 RES 32 R359 RES 33 R360 RES 33 R361 RES 28 R362 RES 28 R363 RES 32 R364 RES 32 R365 RES 32 R366 RES 35 R367 RES 34 R368 RES 34 R369 RES 34 R370 RES 28 R371 RES 28 R372 RES 17 R373 RES 33 R374 RES 32 R375 RES 32 R376 RES 35 R377 RES 34 R378 RES 34 R379 RES 28 R380 RES 28 R381 RES 28 R382 RES 28 R383 RES 32 R384 RES 35 R385 RES 35 R386 RES 9 R387 RES 9 R388 RES 19 R389 RES 19 R390 RES 19 R391 RES 22 R392 RES 33 R393 RES 28 R394 RES 32 R395 RES 32 R396 RES 35 R397 RES 35 R400 RES 22 R401 RES 33 R402 RES 33 R403 RES 28 R404 RES 26 R405 RES 28 R406 RES 35 R407 RES 35 R408 RES 35 R409 RES 9 R410 RES 19 R411 RES 25 R412 RES 33 R413 RES 28 R414 RES 32 R415 RES 35 R416 RES 36 R417 RES 36 R418 RES 36 R419 RES 36 R420 RES 36 R421 RES 36 R422 RES 36 R423 RES 36 R424 RES 36 R425 RES 33 R426 RES 33 R427 RES 28 R428 RES 28 R429 RES 35 R430 RES 19 R431 RES 34 R432 RES 33 R433 RES 33 R434 RES 33 R435 RES 28 R436 RES 29 R437 RES 29 R438 RES 28 R439 RES 9 R440 RES 11 R441 RES 25 R442 RES 36 R443 RES 33 R444 RES 29 R445 RES 29 R446 RES 29 R447 RES 29 R448 RES 35 R449 RES 11 R450 RES 36 R451 RES 36 R452 RES 25 R453 RES 30 R454 RES 36 R455 RES 36 R456 RES 34 R457 RES 34 R458 RES 25 R459 RES 29 R460 RES 36 R461 RES 36 R462 RES 34 R463 RES 14 R464 RES 29 R465 RES 28 R466 RES 34 R467 RES 34 R468 RES 33 R469 RES 29 R470 RES 29 R471 RES 29 R472 RES 30 R473 RES 32 R474 RES 32 R475 RES 32	R476 RES 31 R477 RES 34 R478 RES 29 R479 RES 36 R480 RES 36 R481 RES 34 R482 RES 34 R483 RES 33 R484 RES 29 R485 RES 29 R486 RES 29 R487 RES 32 R488 RES 32 R489 RES 32 R490 RES 32 R491 RES 31 R492 RES 36 R493 RES 29 R494 RES 29 R495 RES 29 R496 RES 29 R497 RES 32 R498 RES 32 R499 RES 32 R500 RES 9 R501 RES 31 R502 RES 31 R503 RES 28 R504 RES 31 R505 RES 31 R506 RES 9 R507 RES 34 R508 RES 33 R509 RES 29 R510 RES 29 R511 RES 32 R512 RES 32 R513 RES 31 R514 RES 28 R515 RES 34 R516 RES 29 R517 RES 31 R518 RES 31 R519 RES 34 R520 RES 34 R521 RES 33 R522 RES 29 R523 RES 34 R524 RES 29 R525 RES 29 R526 RES 32 R527 RES 26 R528 RES 34 R529 RES 24 R530 RES 14 R531 RES 27 R532 RES 6 R533 RES 6 R534 RES 24 R535 RES 31 R536 RES 31 R537 RES 24 R538 RES 34 R539 RES 34 R540 RES 14 R541 RES 33 R542 RES 33 R543 RES 32 R544 RES 31 R545 RES 27 R546 RES 29 R547 RES 29 R548 RES 32 R549 RES 26 R550 RES 23 R551 RES 27 R552 RES 14 R553 RES 26 R554 RES 14 R555 RES 29 R556 RES 29 R557 RES 29 R558 RES 19 R559 RES 32 R560 RES 32 R561 RES 28 R562 RES 31 R563 RES 29 R564 RES 29 R565 RES 32 R566 RES 32 R567 RES 15 R568 RES 23 R569 RES 31 R570 RES 32 R571 RES 32 R572 RES 32 R573 RES 31 R574 RES 31 R575 RES 31 R576 RES 31 R577 RES 29 R578 RES 32 R579 RES 32 R580 RES 32 R581 RES 26 R582 RES 26 R583 RES 31 R584 RES 19 R585 RES 31 R586 RES 27 R587 RES 36 R588 RES 32 R589 RES 34 R590 RES 27 R591 RES 27 R592 RES 31 R593 RES 31 R594 RES 31 R595 RES 31 R596 RES 28 R597 RES 31 R598 RES 23 R599 RES 32 R600 RES 27 R601 RES 25 R602 RES 14 R603 RES 25 R604 RES 25 R605 RES 23 R606 RES 23 R607 RES 36 R608 RES 14 R609 RES 36 R610 RES 36 R611 RES 25 R612 RES 36 R613 RES 29 R614 RES 14 R615 RES 23 R616 RES 36 R617 RES 31 R618 RES 31 R619 RES 27 R620 RES 26 R621 RES 13 R622 RES 14 R623 RES 26 R624 RES 13 R625 RES 14 R626 RES 13 R627 RES 36 R628 RES 32 R629 RES 13 R630 RES 13 R631 RES 14 R632 RES 29 R633 RES 26 R634 RES 14 R635 RES 21 R636 RES 14 R637 RES 19 R638 RES 14 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 36 R643 RES 8	R644 RES 8 R645 RES 8 R646 RES 8 R647 RES 8 R648 RES 20 R649 RES 22 R650 RES 22 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 22 R656 RES 14 R657 RES 8 R658 RES 8 R659 RES 8 R660 RES 8 R661 RES 22 R662 RES 22 R663 RES 22 R664 RES 8 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 22 R671 RES 22 R672 RES 36 R673 RES 8 R674 RES 8 R675 RES 8 R676 RES 8 R677 RES 8 R678 RES 8 R679 RES 26 R680 RES 22 R681 RES 22 R682 RES 14 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 22 R687 RES 22 R688 RES 26 R689 RES 26 R690 RES 22 R691 RES 24 R692 RES 24 R693 RES 5 R694 RES 22 R695 RES 26 R696 RES 22 R697 RES 34 R698 RES 14 R699 RES 14 R700 RES 32 R701 RES 14 R702 RES 5 R703 RES 22 R704 RES 22 R705 RES 22 R706 RES 28 R707 RES 14 R708 RES 14 R709 RES 36 R710 RES 26 R711 RES 19 R712 RES 36 R713 RES 26 R714 RES 20 R715 RES 36 R716 RES 26 R717 RES 26 R718 RES 22 R719 RES 26 R720 RES 14 R721 RES 21 R722 RES 21 R723 RES 26 R724 RES 22 R725 RES 26 R726 RES 26 R727 RES 36 R728 RES 21 R729 RES 21 R730 RES 25 R731 RES 34 R732 RES 35 R733 RES 28 R734 RES 28 R735 RES 28 R736 RES 30 R737 RES 30 R738 RES 32 R739 RES 32 R740 RES 29 R741 RES 30 R742 RES 32 R743 RES 30 R744 RES 32 R745 RES 25 R746 RES 32 R747 RES 32 R748 RES 32 R749 RES 32 R750 RES 17 R751 RES 30 R752 RES 19 R753 RES 17 R754 RES 32 R755 RES 32 R756 RES 17 R757 RES 17 R758 RES 29 R759 RES 29 R760 RES 29 R761 RES 29 R762 RES 17 R763 RES 32 R764 RES 17 R765 RES 13 R766 RES 17 R767 RES 17 R768 RES 31 R769 RES 31 R770 RES 14 R771 RES 23 R772 RES 23 R773 RES 23 R774 RES 32 R775 RES 29 R776 RES 23 R777 RES 23 R778 RES 25 R779 RES 30 R780 RES 14 R781 RES 29 R782 RES 31 R783 RES 27 R784 RES 27 R785 RES 31 R786 RES 31 R787 RES 31 R788 RES 31 R789 RES 27 R790 RES 12 R791 RES 27 R792 RES 27 R793 RES 27 R794 RES 27 R795 RES 27 R796 RES 32 R797 RES 36 R798 RES 36 R799 RES 36 R800 RES 36 R801 RES 36 R802 RES 36 R803 RES 36 R804 RES 19 R805 RES 35 R806 RES 35 R807 RES 35 R808 RES 35 R809 RES 35 R810 RES 36 R811 RES 26	R812 RES 26 R813 RES 26 R814 RES 26 R815 RES 20 R816 RES 20 R817 RES 20 R818 RES 22 R819 RES 14 R820 RES 14 R821 RES 20 R822 RES 20 R823 RES 20 R824 RES 14 R825 RES 14 R826 RES 20 R827 RES 20 R828 RES 20 R829 RES 20 R830 RES 22 R831 RES 20 R832 RES 20 R833 RES 8 R834 RES 20 R835 RES 20 R836 RES 20 R837 RES 20 R838 RES 20 R839 RES 20 R840 RES 20 R841 RES 20 R842 RES 8 R843 RES 31 R844 RES 31 R845 RES 24 R846 RES 24 R847 RES 24 R848 RES 24 R849 RES 24 R850 RES 14 R851 RES 24 R852 RES 24 R853 RES 24 R854 RES 24 R855 RES 24 R856 RES 24 R857 RES 24 R858 RES 24 R859 RES 22 R860 RES 24 R861 RES 24 R862 RES 24 R863 RES 14 R864 RES 14 R865 RES 22 R866 RES 14 R867 RES 30 R868 RES 21 R869 RES 31 R870 RES 31 R871 RES 23 R872 RES 26 R873 RES 26 R874 RES 26 R875 RES 26 R876 RES 26 R877 RES 31 R878 RES 26 R879 RES 26 R880 RES 33 R881 RES 24 R882 RES 6 R883 RES 24 R884 RES 6 R885 RES 6 R886 RES 6 R887 RES 30 R888 RES 14 R889 RES 30 R890 RES 30 R891 RES 26 R892 RES 30 R893 RES 30 R894 RES 26 R895 RES 14 R896 RES 14 R897 RES 21 R898 RES 31 R899 RES 23 R900 RES 35 R901 RES 23 R902 RES 23 R903 RES 28 R904 RES 6 R905 RES 6 R906 RES 6 R907 RES 6 R908 RES 26 R909 RES 26 R910 RES 26 R911 RES 26 R912 RES 14 R913 RES 14 R914 RES 26 R915 RES 14 R916 RES 14 R917 RES 26 R918 RES 26 R919 RES 14 R920 RES 19 R921 RES 19 R922 RES 19 R923 RES 19 R924 RES 21 R925 RES 21 R926 RES 21 R927 RES 21 R928 RES 21 R929 RES 21 R930 RES 21 R931 RES 21 R932 RES 21 R933 RES 21 R934 RES 21 R935 RES 21 R936 RES 21 R937 RES 21 R938 RES 21 R939 RES 21 R940 RES 21 R941 RES 21 R942 RES 21 R943 RES 21 R944 RES 21 R945 RES 21 R946 RES 21 R947 RES 21 R948 RES 21 R949 RES 21 R950 RES 21 R951 RES 21 R952 RES 21 R953 RES 21 R954 RES 21 R955 RES 21 R956 RES 21 R957 RES 21 R958 RES 21 R959 RES 21 R960 RES 21 R961 RES 21 R962 RES 21 R963 RES 21 R964 RES 21 R965 RES 21 R966 RES 21 R967 RES 21 R968 RES 21 R969 RES 21 R970 RES 21 R971 RES 21 R972 RES 21 R973 RES 21 R974 RES 21 R975 RES 21 R976 RES 21 R977 RES 21 R978 RES 21 R979 RES 21 R980 RES 21 R981 RES 21 R982 RES 21 R983 RES 21 R984 RES 21 R985 RES 21 R986 RES 21 R987 RES 21 R988 RES 21 R989 RES 21 R990 RES 21 R991 RES 21 R992 RES 21 R993 RES 21 R994 RES 21 R995 RES 21 R996 RES 21 R997 RES 21 R998 RES 21 R999 RES 21 R1000 RES 21	SP2 SPKR_CLIP_P04 4 SP3 SPKR_CLIP_P04 4 SP4 SPKR_CLIP_P04 4 SP5 SPKR_CLIP_P04 4 SP6 SPKR_CLIP_P04 4 U1 SNT44UC1004 7 U2 SNT44UC1008 6 U3 ADPT7447 26 U4 SNT44UC1006 6 U5 XRM52 24 U6 FAN2518 5 U7 VREG_L11962 14 U8 MAX860 21 U9 CBYV4020 10 U10 CBYV4020 10 U11 PT383257 35 U12 CBYV4020 10 U13 CBYV4020 10 U14 LTC3405 28 U15 COMPANARATOR_LMC7211 32 U16 LTC1778 19 U17 FEPR_1M88 9 U18 LTC1625 33 U19 PML_CTRL_TMR2211 17 U20 MAX1717 35 U21 COMPANARATOR_LMC7211 33 U22 MAX1715 34 U23 AMP_MAX4172 32 U24 7412 22 U25 VREG_L20511 33 U26 PCL151000U 17 U27 COMPANARATOR_LMC7211 31 U28 LTC3707 24 U29 TSM1A3A 29 U30 VREG_L2051 33 U31 MAX1772 35 U32 REFROM_32KX_M24256B 6 U33 MAX461 31 U34 VREG_LM2594 29 U35 BIL178 20 U36 LTC1741 28 U37 VREG_LF1962 29 U38 COMPANARATOR_LMC7211 32 U39 OPT70101_TMR8 27 U40 OPAMP_MAX4236RUTT 23 U41 MAX804 31 U42 CLC_OB_CV29512 14 U43 APOLLO_HDC7447A_360 5 6 U44 RAGE_HRC7V_011_CSP64_667 18 19 21 U45 INTREVID 8 9 12 13 14 15 U46 COMPANARATOR_LMC7211 22 U47 CLC_OB_CV29811 18 U48 BIL178 20 U49 TRANSCIEVER_88E1111 28 U50 OPAMP_LMC7111 32 U51 TMA138 24 U52 FEPR_256X8_ST72264_B0A 23 U53 PCL16R818_QFN 24 U54 VREG_MM1511 21 U55 VREG_MM1512 21 U56 741032 22 U57 741032 22 U58 LTC3412 36 U59 HM120 23 U60 LIS1022Q 24 U61 APT1V2313 4 U62 COMPANARATOR_LMC7211 30 XM1 SHORF 36 XM2 SHORF 19 XM3 SHORF 35 XM4 SHORF 24 XM5 SHORF 35 XM6 SHORF 36 XM7 SHORF 35 XM8 SHORF 34 XM9 SHORF 24 XM10 SHORF 26 XM11 SHORF 26 XM12 SHORF 22 XM13 SHORF 22 XM14 SHORF 24 XM15 SHORF 35 XM16 SHORF 24 XM17 SHORF 24 XM18 SHORF 14 XM19 SHORF 14 XM20 SHORF 19 XM21 SHORF 19 XM22 SHORF 19 XM23 SHORF 19 XM24 SHORF 19 XM27 SHORF 21 XM28 SHORF 21 XM29 SHORF 21 XM31 SHORF 5 Y1 CRYSTAL 14 Y2 CRYSTAL 28 Y3 CRYSTAL 23 Y4 CRYSTAL 23 Y5 CRYSTAL 27 Y6 CRYSTAL 31 Y7 CRYSTAL_4018 31 T21 HOLE_VIA 4 T22 MFGHOLE 4 T23 HOLE_VIA 4 T24 MFGHOLE 4 T25 MFGHOLE 4 T26 MFGHOLE 4 T27 HOLE_VIA 4 T28 HOLE_VIA 4 T29 HOLE_VIA 4 T30 MFGHOLE 4 T31 MFGHOLE 4 T32 HOLE_VIA 4 T33 HOLE_VIA 4 T34 HOLE_VIA 4 T35 HOLE_VIA 4 T36 HOLE_VIA 4 T37 HOLE_VIA 4 T38 HOLE_VIA 4 T39 HOLE_VIA 4 T40 HOLE_VIA 4 T41 HOLE_VIA 4 T42 HOLE_VIA 4 T43 HOLE_VIA 4 T44 HOLE_VIA 4 T45 HOLE_VIA 4 T46 HOLE_VIA 4 T47 HOLE_VIA 4 T48 HOLE_VIA 4 T49 HOLE_VIA 4 T50 HOLE_VIA 4 T51 HOLE_VIA 4 T52 HOLE_VIA 4 T53 HOLE_VIA 4 T54 HOLE_VIA 4 T55 HOLE_VIA 4 T56 HOLE_VIA 4 T57 HOLE_VIA 4 T58 HOLE_VIA 4 T59 HOLE_VIA 4 T60 HOLE_VIA 4 T61 HOLE_VIA 4 T62 HOLE_VIA 4 T63 HOLE_VIA 4 T64 HOLE_VIA 4 T65 HOLE_VIA 4 T66 HOLE_VIA 4	ST67 HOLE_VIA 4 ST68 HOLE_VIA 4 ST69 HOLE_VIA 4 ST70 HOLE_VIA 4 ST71 HOLE_VIA 4 ST72 HOLE_VIA 4 ST73 HOLE_VIA 4 ST74 HOLE_VIA 4 ST75 HOLE_VIA 4 ST76 HOLE_VIA 4 ST77 HOLE_VIA 4 ST78 HOLE_VIA 4 ST79 HOLE_VIA 4 ST80 HOLE_VIA 4 ST81 HOLE_VIA 4 ST82 HOLE_VIA 4 ST83 MFGHOLE 4	B	A
	8	7	6	5	4	3	2	1