

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
C		358886	PRODUCTION RELEASED	01/07/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M11 AGP & CLOCKS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	SIL178 DUAL TMDS TRANSMITTER
21	M11 ANALOG, POWER, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	MMM, BATTERY CURRENT SENSE
25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
27	USB 2.0
28	MARVELL GIGABIT ETHERNET PHY
29	FIREWIRE A/B PHY
30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
31	PMU (POWER MANAGEMENT UNIT)
32	BATTERY CHARGER AND CONNECTOR
33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
34	3.3V / 5V SYSTEM POWER SUPPLIES
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
40	FUNCTIONAL TEST POINTS
41	REVISION HISTORY (1 OF 1)
42-45	SCHEMATIC CREF AND NETLIST REPORTS

SCHEM,MLB,PB17 "


01/07/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		SCHEM,MLB,PB17 " DRAWING NUMBER 051-6694 REV. C	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			
		SIZE D		SHT 1 OF 45	

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	OF
		3	45

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



BOARD STACK-UP AND CONSTRUCTION

Layer	Material	Thickness	Notes
1	SIGNAL	1/3 OZ + COPPER PLATING	20R10 TH VIA OR VIA IN PAD
2	PREPREG	3MIL	GROUND (1/2 OZ)
3	LAMINATE	4MIL	SIGNAL (1/2 OZ)
4	PREPREG	3MIL	SIGNAL (1/2 OZ)
5	LAMINATE	4MIL	GROUND (1/2 OZ)
6	PREPREG	2MIL	CUT POWER PLANE (1 OZ)
7	LAMINATE	3MIL	CUT POWER PLANE (1 OZ)
8	PREPREG	2MIL	GROUND (1/2 OZ)
9	LAMINATE	4MIL	SIGNAL (1/2 OZ)
10	PREPREG	3MIL	SIGNAL (1/2 OZ)
11	LAMINATE	4MIL	GROUND (1/2 OZ)
12	PREPREG	3MIL	SIGNAL (1/3 OZ + COPPER PLATING)


GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	C
	SCALE	NONE	SHT	4	OF	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2955	1	IC,A7PM,R1.2.3,1.67GHZ,1.28V	U43	CRITICAL	?
337S3029	1	IC,A7PM,R1.3,1.67GHZ,1.28V	U43	CRITICAL	NO STUFF

OMIT
U43
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)

MPC7447 MAXBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHEET 5	OF 45

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>
MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>
MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>
MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>
MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>
MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>
MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>
MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>
MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>
MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>
MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>
MEM_DATA<11>	AH36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>
MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>
MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>
MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>
MEM_DATA<15>	AG31	DDR_DATA_15	DDRC_S_0	AN34	MEM_CS_L<0>
MEM_DATA<16>	AE32	DDR_DATA_16	DDRC_S_1	AN36	MEM_CS_L<1>
MEM_DATA<17>	AF35	DDR_DATA_17	DDRC_S_2	AL35	MEM_CS_L<2>
MEM_DATA<18>	AF36	DDR_DATA_18	DDRC_S_3	AL33	MEM_CS_L<3>
MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>
MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>
MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>
MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>
MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>
MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>
MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>
MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>
MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>
MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>
MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>
MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>
MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>
MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>
MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>
MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>
MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L
MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L
MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L
MEM_DATA<38>	U35	DDR_DATA_38	DDRC_E0	AN35	MEM_CKE<0>
MEM_DATA<39>	T36	DDR_DATA_39	DDRC_E1	AM35	MEM_CKE<1>
MEM_DATA<40>	P33	DDR_DATA_40	DDRC_E2	AM36	MEM_CKE<2>
MEM_DATA<41>	R30	DDR_DATA_41	DDRC_E3	AL36	MEM_CKE<3>
MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>
MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>
MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>
MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>
MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0_UF
MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0_LF
MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1_UF
MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1_LF
MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP
MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP
MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0_UF
MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0_LF
MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYSCLK_DDRCLK_B1_UF
MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYSCLK_DDRCLK_B1_LF
MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP
MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP
MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H
MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF
MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22	
MEM_DATA<61>	J36	DDR_DATA_61			
MEM_DATA<62>	K36	DDR_DATA_62			
MEM_DATA<63>	K35	DDR_DATA_63			


U45
INTREPID-REV2.1
(2 OF 9)

DDR MEMORY INTERFACE


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC, BOOTROM, Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	c
	SHT	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	10	45	



REVERSED
SLOT "B"
CUSTOMER SLOT

STANDARD
SLOT "A"
FACTORY SLOT



DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	11 OF 45	
NONE			





OMIT CRITICAL U45 INTREPID-REV2.1 BGA (5 OF 9)

UATA100
 ATA_D0 V5 UIIDE DATA<0> 25 38
 ATA_D1 T1 UIIDE DATA<1> 25 38
 ATA_D2 U1 UIIDE DATA<2> 25 38
 ATA_D3 U2 UIIDE DATA<3> 25 38
 ATA_D4 V4 UIIDE DATA<4> 25 38
 ATA_D5 V2 UIIDE DATA<5> 25 38
 ATA_D6 W1 UIIDE DATA<6> 25 38
 ATA_D7 V1 UIIDE DATA<7> 25 38
 ATA_D8 W2 UIIDE DATA<8> 25 38
 ATA_D9 W8 UIIDE DATA<9> 25 38
 ATA_D10 W4 UIIDE DATA<10> 25 38
 ATA_D11 W5 UIIDE DATA<11> 25 38
 ATA_D12 V2 UIIDE DATA<12> 25 38
 ATA_D13 Y1 UIIDE DATA<13> 25 38
 ATA_D14 W7 UIIDE DATA<14> 25 38
 ATA_D15 Y8 UIIDE DATA<15> 25 38
 ATA_A0 Y5 UIIDE ADDR<0> 25 38
 ATA_A1 AB1 UIIDE ADDR<1> 25 38
 ATA_A2 Y7 UIIDE ADDR<2> 25 38
 ATA_VREF Y15 UIIDE REF 39
 ATA_RST Y4 UIIDE RST L 25 38
 ATA_WR AA1 UIIDE DIOW L 25 38
 ATA_RD AA2 UIIDE DIOR L 25 38
 ATA_CHRDY AA5 UIIDE IOCHRDY 25 38
 ATA_CS0 AA4 UIIDE CS0 L 25 38
 ATA_CS1 AB2 UIIDE CS1 L 25 38
 ATA_DMACK AC1 UIIDE DMACK L 25 38
 ATA_DMARQ AC2 UIIDE DMARQ L 25 38
 ATA_INTRO AA8 UIIDE INTRO 25 38

UDMA - STOP
 UDMA - HOSTDMARDY/HSTROBE
 UDMA - DEVICEDMARDY/DSTROBE


CARDSLOT

IDE
 IDEDD0 AC5 EIDE DATA<0> 25 38
 IDEDD1 AD4 EIDE DATA<1> 25 38
 IDEDD2 AF1 EIDE DATA<2> 25 38
 IDEDD3 AG1 EIDE DATA<3> 25 38
 IDEDD4 AF2 EIDE DATA<4> 25 38
 IDEDD5 AH1 EIDE DATA<5> 25 38
 IDEDD6 AD5 EIDE DATA<6> 25 38
 IDEDD7 AG2 EIDE DATA<7> 25 38
 IDEDD8 AE4 EIDE DATA<8> 25 38
 IDEDD9 AE5 EIDE DATA<9> 25 38
 IDEDD10 AF4 EIDE DATA<10> 25 38
 IDEDD11 AH2 EIDE DATA<11> 25 38
 IDEDD12 AD7 EIDE DATA<12> 25 38
 IDEDD13 AG4 EIDE DATA<13> 25 38
 IDEDD14 AJ1 EIDE DATA<14> 25 38
 IDEDD15 AJ2 EIDE DATA<15> 25 38
 IDEA0 AF5 EIDE ADDR<0> 25 38
 IDEA1 AE7 EIDE ADDR<1> 25 38
 IDEA2 AK1 EIDE ADDR<2> 25 38
 IDEA3 AG5 CSLOT_ADDR3_SPN
 IDEA4 AH4 CSLOT_ADDR4_SPN
 IDEA5 AL1 CSLOT_ADDR5_SPN
 IDEA6 AK2 CSLOT_ADDR6_SPN
 IDEA7 AH5 CSLOT_ADDR7_SPN
 IDEA8 AF7 CSLOT_ADDR8_SPN
 IDEA9 AG7 CSLOT_ADDR9_SPN
 IDECHRDY AK4 EIDE IOCHRDY 25 38
 IDECS0 AB7 EIDE CS0 L 25 38
 IDECS1 AM1 EIDE CS1 L 25 38
 IDERST AJ4 EIDE RST L 25 38
 IDEWR AM2 EIDE WR L 25 38
 IDERD AL2 EIDE RD L 25 38
 IDEDMACK AG8 EIDE_DMACK L 25 38
 IDEDMARQ AH7 EIDE_DMARQ L 25 38
 IDEINTRO AA7 EIDE INT 25 38

CS_WAIT IS AN INPUT

NOT USING CARDSLOT INTERFACE

ENET_TXD SERIES TERMINATION



JTG_RSTN	TST_TEI	JTG_TDO (I/O)	JTG_TDI (I/O)	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	N/A	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	13	OF 45
NONE			



USB POWER FAULT SIGNALS

USB PORT ASSIGNMENTS

INT - USB/GPIOS/I2S

CRYSTAL LOAD CAPACITANCE IS 16PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18,432MHz,8X4.5MM,SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 REV. C

SCALE: NONE SHT: 14 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	c
SCALE	SHT	OF	
NONE	15	45	




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHEET 16	OF 45



PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	DRAWING NUMBER		REV.
	D	051-6694	C
SCALE		SHT	OF
NONE		17	45

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPCHTLR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128




27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD
SPREAD SPECTRUM SUPPORT



M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	C
	SCALE	NONE	SHT	18	OF	45




M11 CORE PWR/LVDS/TMDS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	19	45

APPLE COMPUTER INC.



INTERNAL TMDs SERIES TERMINATION

L13, L14, L15 PLACE NEAR DVI CONNECTOR

EXTERNAL TMDs SERIES TERMINATION

INT/EXT TMDs CLK & D<0:2> TERMINATION

EXT. TMDs D<3:5> TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMDs
114S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R835, R836, R837, R838, R839, R840, R841, R842, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900	EXT_TMDs
132S0044	4	CAP CER .001UF, 10%, 50V, 0402	C931, C932, C933, C934	EXT_TMDs


INT/EXT TMDs

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 REV. C

SCALE: NONE SHEET: 20 OF: 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

M11 POWER


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHT	OF
NONE	21	45

MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?

LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




SLEEP LED




KEYBOARD PULLUPS




LMU PULL-DOWNS



USB Trackpad Connector



Keyboard LED Driver




LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	23	45	



MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280131	3	CAP CER .0330UF,10V,16V,X7R/X5R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
13280072	3	CAP CER .00150UF,10V,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL
341S1630	1	IC,UCTLR,MMM,PIC16F818,SMD,N/PROGRAM	U53	MMM

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE

BATTERY CURRENT SENSE



MMM, BATTERY CURRENT SENSE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	REV.
NONE	24	45	

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID




INTERNAL I/O CONNECTORS



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHEET	OF	
NONE	25	45	

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V




Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible


Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds








PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U49	88EE1111 B1




PLACE ALL SERIES RES CLOSE TO PHY




CRITICAL
U49
 88E1111
 BCC



Short shielded RJ-45
 CHGND1



PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)



Y3'S LOAD CAPACITANCE IS 20PF

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?


CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED LINK10	110
LED LINK100	101
LED LINK1000	100
LED DUPLEX	011
LED RX	010
LED TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0> PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1> ENA PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2> ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3> ANEG[0]	ENA XC	DIS 125	
CONFIG<4> MODE[2]	MODE[1]	MODE[0]	
CONFIG<5> DIS FC	DIS SLEEP	MODE[3]	
CONFIG<6> SEL BDT	INT POL	75/50 OHM	

MARVELL 88E1111
 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	28 OF 45



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC


DSX STRAP OPTIONS
 0 -> BILINGUAL PORT
 1 -> A-ONLY PORT

FIREWIRE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694 C	C
SCALE	SHT	OF	
NONE	29	45	

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOWN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU		

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. D 051-6694 C

SCALE: NONE SHT 30 OF 45



DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)
CRITICAL

DC INRUSH LIMITER

PLACE U23 NEXT TO R460
U23 SENSE VOLTAGE DROP ACROSS R460

BATTERY SWITCH-OVER CIRCUIT

+BATT

BATTERY CHARGER


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{R_{REFIN}}{V}))$$

For 4.15V cells, VCTL = 0.123 REFIN
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{ICTL}) \times (V_{REFIN}/V)$$

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	32	45	



12.8V PBUS SUPPLY

**+24V PBUS
PBUS HOLD-UP CAPS**

BACKUP BATTERY / USB CONNECTOR

PMU SUPPLY

12.8V REGULATOR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11483575	1	RES, MF, 1/16W/357K OHM, 1%, 0402, SMD	R521	?	SUPERCAP


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6694	REV.	C
SCALE	NONE	SHT	33	OF	45

3.3V/5V MAIN SUPPLY

+24V PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

+3V_PMU +3V_PMU+4_6V_BU +3V_PMU VOLTAGE

- +5V_SLEEP LOADS
- 1) OPTICAL DRIVE
 - 2) DVI
 - 3) TRACKPAD
 - 4) FANS
 - 5) FIREWIRE PHY

- +3V_SLEEP LOADS
- 1) CPU PLL Config Control
 - 2) INTREPID - IIC AND PCI PULL-UPS
 - 3) MAP31 - 3V RAIL (IF USING D3COLL)
 - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - 5) LVDS DDC PULL-UPS
 - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
 - 7) SOUND BOARD
 - 8) BOOT BANGER
 - 9) HARD DRIVE (IF USING 3V LOGIC)
 - 10) WIRELESS (IF POWERING OFF IN SLEEP)
 - 11) PMU - IIC Pull-ups
 - 12) PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	

SEL = 0; Y1=A1
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

Keep trace fat and short!!

Keep trace fat and short!!

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1.275	0	0	0
1.95	1.250	0	0	1
1.90	1.225	0	0	1
1.85	1.200	0	1	1
1.80	1.175	0	1	0
1.75	1.150	0	1	0
1.70	1.125	0	1	1
1.65	1.100	0	1	1
1.60	1.075	1	0	0
1.55	1.050	1	0	1
1.50	1.025	1	0	1
1.45	1.000	1	0	1
1.40	0.975	1	1	0
1.35	0.950	1	1	0
1.30	0.925	1	1	0
NO CPU	NO CPU	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, VB = V


GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V WITH A 0.85 SCALE FACTOR, HENCE VOFFSET = 1.7V * (R1/(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

FMUX CONNECTOR




VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694 C	
SCALE	SHT	OF	
NONE	35	45	

1.5V/2.5V SWITCHER



CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION
CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	SHT	OF	
NONE	36	45	

		8	7	6	5	4	3	2	1			
DIGITAL SIGNALS	MAXBUS	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	SUB_LENGTH	NET_SPACING	TYPE	TEST	PULSE_PARAM		
		CPU_AACK_L			250.0000	10 MIL SPACING						
		CPU_ADDR<0..31>	5		250					83 MHZ		
		CPU_ARTRY_L			250.0000	10 MIL SPACING						
		CPU_BG_L			250.0000	10 MIL SPACING						
		CPU_BR_L			250.0000	10 MIL SPACING						
		CPU_CI_L	5		250.0000					83 MHZ		
		CPU_DATA<0..31>	5		250					83 MHZ		
		CPU_DATA<32..63>	5		250					83 MHZ		
		CPU_DBG_L	5		250.0000	10 MIL SPACING						
		CPU_DTI<0..2>	5		250							
		CPU_DRDY_L_UF				10 MIL SPACING						
		CPU_DRDY_L			250.0000	10 MIL SPACING						
		CPU_GBL_L	5		250.0000							
		CPU_HIT_L			250.0000	10 MIL SPACING						
		CPU_OACK_L	5		250.0000	10 MIL SPACING						
		CPU_QREQ_L			250.0000	10 MIL SPACING						
		CPU_TA_L			250.0000	10 MIL SPACING						
		CPU_TBST_L	5		250.0000	10 MIL SPACING						
		CPU_TEA_L			250.0000							
		CPU_TS_L			250.0000	10 MIL SPACING						
		CPU_TSI<0..2>	5		250							
		CPU_TT<0..4>	5		250							
		CPU_WT_L	5		250.0000							
		GROUP 0	MEM_DATA<7..0>	4		200					167 MHZ	
	RAM_DATA_A<7..0>		4		200					167 MHZ		
	RAM_DATA_B<7..0>		4		200					167 MHZ		
	MEM_DQS<0>				TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ	
	RAM_DQS_A<0>		4		200					167 MHZ		
	RAM_DQS_B<0>		4		200					167 MHZ		
	MEM_DQM<0>		4		200					167 MHZ		
	RAM_DQM_A<0>		4		200					167 MHZ		
	RAM_DQM_B<0>		4		200					167 MHZ		
	MEM_DATA<15..8>		4		200					167 MHZ		
	RAM_DATA_A<15..8>		4		200					167 MHZ		
	RAM_DATA_B<15..8>		4		200					167 MHZ		
	MEM_DQS<1>		4		TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ	
	RAM_DQS_A<1>		4		200					167 MHZ		
	RAM_DQS_B<1>		4		200					167 MHZ		
	MEM_DQM<1>		4		200					167 MHZ		
	RAM_DQM_A<1>		4		200					167 MHZ		
	RAM_DQM_B<1>		4		200					167 MHZ		
	MEM_DATA<31..16>		4		200					167 MHZ		
	RAM_DATA_A<31..16>		4		200					167 MHZ		
	RAM_DATA_B<31..16>		4		200					167 MHZ		
	MEM_DQS<3..2>		4		TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ	
	RAM_DQS_A<3..2>		4		200					167 MHZ		
	RAM_DQS_B<3..2>		4		200					167 MHZ		
	MEM_DQM<3..2>		4		200					167 MHZ		
	RAM_DQM_A<3..2>	4		200					167 MHZ			
	RAM_DQM_B<3..2>	4		200					167 MHZ			
	MEM_DATA<47..32>	4		200					167 MHZ			
	RAM_DATA_A<47..32>	4		200					167 MHZ			
	RAM_DATA_B<47..32>	4		200					167 MHZ			
	MEM_DQS<5..4>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ		
	RAM_DQS_A<5..4>	4		200					167 MHZ			
	RAM_DQS_B<5..4>	4		200					167 MHZ			
	MEM_DQM<5..4>	4		200					167 MHZ			
	RAM_DQM_A<5..4>	4		200					167 MHZ			
	RAM_DQM_B<5..4>	4		200					167 MHZ			
	MEM_DATA<55..48>	4		200					167 MHZ			
	RAM_DATA_A<55..48>	4		200					167 MHZ			
	RAM_DATA_B<55..48>	4		200					167 MHZ			
	MEM_DQS<6>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ		
	RAM_DQS_A<6>	4		200					167 MHZ			
	RAM_DQS_B<6>	4		200					167 MHZ			
	MEM_DQM<6>	4		200					167 MHZ			
	RAM_DQM_A<6>	4		200					167 MHZ			
	RAM_DQM_B<6>	4		200					167 MHZ			
	MEM_DATA<63..56>	4		200					167 MHZ			
	RAM_DATA_A<63..56>	4		200					167 MHZ			
	RAM_DATA_B<63..56>	4		200					167 MHZ			
	MEM_DQS<7>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET		200				167 MHZ		
	RAM_DQS_A<7>	4		200					167 MHZ			
	RAM_DQS_B<7>	4		200					167 MHZ			
	MEM_DQM<7>	4		200					167 MHZ			
	RAM_DQM_A<7>	4		200					167 MHZ			
	RAM_DQM_B<7>	4		200					167 MHZ			
	MEM_ADDR<12..0>	4							83 MHZ			
	RAM_ADDR<12..0>	6		200								
	MEM_BA<1..0>	4										
	RAM_BA<1..0>	6		200								
	MEM_CS_L<3..0>	4										
	RAM_CS_L<3..0>	6		200								
	MEM_CKE<3..0>	4										
	RAM_CKE<3..0>	6		200								
	MEM_RAS_L	4										
	RAM_RAS_L	4		200.0000								
	MEM_CAS_L	4										
	RAM_CAS_L	4		200.0000								
	MEM_WE_L	4										
	RAM_WE_L	4		200.0000								
	MEM_MUXSEL_H<1..0>	3										
	MEM_MUXSEL_L<1..0>	3										
	RAM_MUXSEL_H	5										
	RAM_MUXSEL_L	5										
	CLOCK LINE CONSTRAINTS	INTREPID CLOCKS	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	SUB_LENGTH	NET_SPACING	TYPE	TEST	PULSE_PARAM	
			SYSCLK_CPU_UF					10 MIL SPACING				
			SYSCLK_CPU	4		200.0000		10 MIL SPACING				
			INT_CPUFB_OUT	3				10 MIL SPACING				
INT_CPUFB_OUT_SHORT			3				10 MIL SPACING					
INT_CPUFB_OUT_NORM			3				10 MIL SPACING					
INT_CPUFB_IN_NORM			3				10 MIL SPACING					
INT_CPUFB_LONG			3				10 MIL SPACING					
INT_CPUFB_IN			3				10 MIL SPACING					
SYSCLK_DDRCLK_A0_UF					200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A0_L_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A1_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A1_L_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B0_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B0_L_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B1_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B1_L_UF			3		200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A0					200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A0_L				DDRCLK_A0	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A1				DDRCLK_A1	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_A1_L				DDRCLK_A1	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B0				DDRCLK_B0	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B0_L				DDRCLK_B0	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B1				DDRCLK_B1	200.0000		10 MIL SPACING					
SYSCLK_DDRCLK_B1_L				DDRCLK_B1	200.0000		10 MIL SPACING					
INT_REF_CLK_OUT		3		200.0000		10 MIL SPACING						
INT_REF_CLK_IN				200.0000		10 MIL SPACING						
CLK66M_GPU_AGP_UF				200.0000		10 MIL SPACING						
CLK66M_GPU_AGP		4		200.0000		10 MIL SPACING						
INT_AGP_FB_OUT				200.0000		10 MIL SPACING						
INT_AGP_FB_IN		4		200.0000		10 MIL SPACING						
CLK33M_CBUS_UF				200.0000		10 MIL SPACING						
CLK33M_CBUS				200.0000		10 MIL SPACING						
CLK33M_AIRPORT_UF				200.0000		10 MIL SPACING						
CLK33M_AIRPORT				200.0000		10 MIL SPACING						
CLK33M_USB2_UF				200.0000		10 MIL SPACING						
CLK33M_USB2				200.0000		10 MIL SPACING						
INT_PCI_FB_OUT				200.0000		10 MIL SPACING						
INT_PCI_FB_IN		3		200.0000		10 MIL SPACING						
MAP31		GPU	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	SUB_LENGTH	NET_SPACING	TYPE	TEST	PULSE_PARAM	
			GPU_CLK27M_OUT					10 MIL SPACING				
			GPU_CLK27M_UF					10 MIL SPACING				
			GPU_SSCLK_UF					10 MIL SPACING				
			GPU_SSCLK_IN					10 MIL SPACING				
			GPU_FBCLK0					10 MIL SPACING				
			GPU_FBCLK0_L					10 MIL SPACING				
			GPU_FBCLK1					10 MIL SPACING				
			GPU_FBCLK1_L					10 MIL SPACING				
			GPU_DVO_CLKP					10 MIL SPACING				
		CRYSTALS	CLK27M_GPU_XOUT					10 MIL SPACING				
			CLK27M_XTAL_IN					10 MIL SPACING				
			CLK27M_GPU_XIN					10 MIL SPACING				
			CLK18M_INT_XIN					10 MIL SPACING				
			CLK18M_INT_XOUT					10 MIL SPACING				
			CLK18M_XTAL_IN					10 MIL SPACING				
			CLK18M_INT_EXT					10 MIL SPACING				
			CLK25M_ENET_XIN					10 MIL SPACING				
			CLK25M_ENET_XOUT					10 MIL SPACING				
			NEC_XT1					10 MIL SPACING				
		NEC_XT2					10 MIL SPACING					
		SOUND	SND_SCLK	7				10 MIL SPACING				
			SND_CLKOUT					10 MIL SPACING				
			CLKENET_PHY_RX					10 MIL SPACING				
			CLKENET_LINK_RX	3		200.0000		10 MIL SPACING				

		8		7		6		5		4		3		2		1					
D	Digital Signals (cont'd)	GROUP	SIG_NAME	DELAY_RULE	MAX_VIA	MAX_EXPOSED_LENGTH	TUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	Differential Signals										
		GROUP	SIG_NAME	DIFFERENTIAL PAIR	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS														
C		AGP	AGP_AD<15..0>		5	100				66 MHZ	ETHERNET	MDI M<0>	ENET_MD10								
		AGP BYTES 0-1	AGP_CBE<1..0>		5	100				66 MHZ		MDI P<0>	ENET_MD10								
B		AGP BYTES 2-3	AGP_AD_STB<1..0>		5	100		8 MIL SPACING				MDI M<1>	ENET_MD11								
		AGP SIDEBAND	AGP_CBE<3..2>		5	100				66 MHZ		MDI P<1>	ENET_MD11								
A		AGP CONTROL	AGP_AD_STB<1>		5	100		8 MIL SPACING				MDI M<2>	ENET_MD12								
		DVO	AGP_AD_STB<1>		5	100		8 MIL SPACING				MDI P<2>	ENET_MD12								
		PCI	PCI_AD<31..0>					MIN_DAISY_CHAIN		33 MHZ	FIREWIRE	MDI M<3>	ENET_MD13								
		ULTRA ATA-100	UIDE_DATA<15..8>							100 MHZ		MDI P<3>	ENET_MD13								
			UIDE_DATA<7>							100 MHZ		RJ45 DN<0>	RJ45_DP0	10 MIL SPACING							
			UIDE_DATA<6..0>							100 MHZ		RJ45 DP<0>	RJ45_DP0	10 MIL SPACING							
			UIDE_ADDR<2..0>							100 MHZ		RJ45 DN<1>	RJ45_DP1	10 MIL SPACING							
			UIDE_RST L							200.0000		RJ45 DP<1>	RJ45_DP1	10 MIL SPACING							
			UIDE_DIOW L							200.0000		RJ45 DN<2>	RJ45_DP2	10 MIL SPACING							
			UIDE_DIOR L							200.0000		RJ45 DP<2>	RJ45_DP2	10 MIL SPACING							
			UIDE_DMACK L							200.0000		RJ45 DN<3>	RJ45_DP3	10 MIL SPACING							
			UIDE_CS0 L							200.0000		RJ45 DP<3>	RJ45_DP3	10 MIL SPACING							
			UIDE_CS1 L							200.0000		FW TPAON	FW_TPA0	MIN_LINE_WIDTH=3.4							
			UIDE_DMARQ							200.0000		FW TPAOP	FW_TPA0	10 MIL SPACING							
			UIDE_IOCHRDY							200.0000		FW TPBON	FW_TPBO	MIN_LINE_WIDTH=3.4							
			UIDE_INTRQ							200.0000		FW TPBOP	FW_TPBO	10 MIL SPACING							
			HD_DATA<15..0>							200.0000		FW TPION	FW_TPIO	MIN_LINE_WIDTH=3.4							
			HD_ADDR<2..0>							200.0000		FW TPLOP	FW_TPIO	10 MIL SPACING							
			HD_RESET L							200.0000		FW TPOOP	FW_TPO0	MIN_LINE_WIDTH=3.4							
			HD_DIOW L							200.0000		FW TPAIN	FW_TPA1	500.0000							
			HD_DIOR L							200.0000		FW TPAIP	FW_TPA1	500.0000							
			HD_DMACK L							200.0000		FW TPB1N	FW_TPB1	500.0000							
			HD_CS0 L							200.0000		FW TPB1P	FW_TPB1	500.0000							
			HD_CS1 L							200.0000		FW TPIIN	FW_TPI1	10 MIL SPACING							
			HD_DMARQ							200.0000		FW TPIIP	FW_TPI1	10 MIL SPACING							
			HD_IOCHRDY							200.0000		FW TPOIN	FW_TPO1	MIN_LINE_WIDTH=3.4							
			HD_INTRQ							200.0000		FW TPOIP	FW_TPO1	10 MIL SPACING							
			EIDE_DATA<15..0>							33 MHZ		CLKLVDS LN	CLKLVDS_L	10 MIL SPACING	4						
			EIDE_ADDR<2..0>							33 MHZ		CLKLVDS LP	CLKLVDS_L	10 MIL SPACING	4						
			EIDE_CS0 L									LVDS L0N	LVDS_L0	10 MIL SPACING							
			EIDE_CS1 L									LVDS L0P	LVDS_L0	10 MIL SPACING							
			EIDE_RD L									LVDS L1N	LVDS_L1	10 MIL SPACING							
			EIDE_WR L									LVDS L1P	LVDS_L1	10 MIL SPACING							
			EIDE_IOCHRDY									LVDS L2N	LVDS_L2	10 MIL SPACING							
			EIDE_INT									LVDS L2P	LVDS_L2	10 MIL SPACING							
			EIDE_RST L									CLKLVDS UN	CLKLVDS_U	10 MIL SPACING	4						
			EIDE_DMACK L									CLKLVDS UP	CLKLVDS_U	10 MIL SPACING	4						
			EIDE_DMARQ									LVDS U0N	LVDS_U0	10 MIL SPACING							
			EIDE_OPTICAL_DATA<15..0>									LVDS U0P	LVDS_U0	10 MIL SPACING							
			EIDE_OPTICAL_ADDR<2..0>									LVDS U1N	LVDS_U1	10 MIL SPACING							
			EIDE_OPTICAL_CS0 L									LVDS U1P	LVDS_U1	10 MIL SPACING							
			EIDE_OPTICAL_CS1 L									LVDS U2N	LVDS_U2	10 MIL SPACING							
			EIDE_OPTICAL_RD L									LVDS U2P	LVDS_U2	10 MIL SPACING							
			EIDE_OPTICAL_WR L									TMDS	TMDS_CONN_CLKN	CLKCONN_TMDS	10 MIL SPACING	4					
			EIDE_OPTICAL_IOCHRDY									TMDS_CONN_CLKP	CLKCONN_TMDS	10 MIL SPACING	4						
			EIDE_OPTICAL_INT									TMDS_CLKN	CLKTMDS	10 MIL SPACING	4						
			EIDE_OPTICAL_RST L									TMDS_CLKP	CLKTMDS	10 MIL SPACING	4						
			EIDE_OPTICAL_DMACK L									TMDS DN<0>	TMDS_D0	10 MIL SPACING							
			EIDE_OPTICAL_DMA0									TMDS DP<0>	TMDS_D0	10 MIL SPACING							
			ETHERNET MII									TMDS DN<1>	TMDS_D1	10 MIL SPACING							
			ETHERNET RX DV									TMDS DP<1>	TMDS_D1	10 MIL SPACING							
			ETHERNET RX ER									TMDS DN<2>	TMDS_D2	10 MIL SPACING							
			ETHERNET PHY TXD<7..0>									TMDS DP<2>	TMDS_D2	10 MIL SPACING							
			ETHERNET LINK TXD<7..0>									NEC_USB_DAM	NEC_USB_DA	MIN_LINE_WIDTH=5	10 MIL SPACING						
			ETHERNET LINK TX ER									NEC_USB_DAP	NEC_USB_DA	MIN_LINE_WIDTH=5	10 MIL SPACING						
			ETHERNET LINK TX EN									USB_DEM	USB_DE	5 MIL SPACING							
			ETHERNET MDIO									USB_DEP	USB_DE	5 MIL SPACING							
			ETHERNET MDC									NEC_USB_DBM	NEC_USB_DB	MIN_LINE_WIDTH=5	10 MIL SPACING						
			ETHERNET COL									NEC_USB_DBP	NEC_USB_DB	MIN_LINE_WIDTH=5	10 MIL SPACING						
			ETHERNET CRS									USB_DFM	USB_DF	5 MIL SPACING							
			FIREWIRE MII									USB_DFP	USB_DF	5 MIL SPACING							
			FIREWIRE LINK DATA<7..0>									BT_USB_DM	BT_USB_D	5 MIL SPACING							
			FIREWIRE PHY DATA<7..0>									BT_USB_DP	BT_USB_D	5 MIL SPACING							
			FIREWIRE LINK CNTL<1..0>									NEC_USB_RSDM1	NEC_USB_RSD1	MIN_LINE_WIDTH=5	10 MIL SPACING						
			FIREWIRE PHY CNTL<1..0>									NEC_USB_RSDM2	NEC_USB_RSD2	MIN_LINE_WIDTH=5	10 MIL SPACING						
			FIREWIRE LINK LREQ									NEC_USB_RSDP2	NEC_USB_RSD2	MIN_LINE_WIDTH=5	10 MIL SPACING						
			FIREWIRE PHY LREQ									MODEM_USB_DM	MODEM_USB_D	5 MIL SPACING							
			FIREWIRE PINT									MODEM_USB_DP	MODEM_USB_D	5 MIL SPACING							
												LEFT_USB_DM	LEFT_USB	MIN_LINE_WIDTH=5	10 MIL SPACING						
												LEFT_USB_DP	LEFT_USB	MIN_LINE_WIDTH=5	10 MIL SPACING						
												RIGHT_USB_DM	RIGHT_USB	MIN_LINE_WIDTH=5	10 MIL SPACING						
												RIGHT_USB_DP	RIGHT_USB	MIN_LINE_WIDTH=5	10 MIL SPACING						
												1772 CSSN	1772_CSS								
												1772 CSSP	1772_CSS								
												1772 CSIN	1772_CSI								
												1772 CSIP	1772_CSI								
												3V SNSM	3V_SNS								
												3V SNSP	3V_SNS								
												5V SNSM	5V_SNS								
												5V SNSP	5V_SNS								
												THERM1_DM	THERM1								
												THERM1_DP	THERM1								
												THERM2_DM	THERM2								
												THERM2_DP	THERM2								
												THERM1_M_DM	THERM1_MAIN								
												THERM1_M_DP	THERM1_MAIN								
												THERM2_M_DM	THERM2_MAIN								
												THERM2_M_DP	THERM2_MAIN								
												THERM1_A_DM	THERM1_ALT								
												THERM1_A_DP	THERM1_ALT								
												THERM2_A_DM	THERM2_ALT								
												THERM2_A_DP	THERM2_ALT								

INTERNAL LAYER
ER = 4.3 (DIELECTRIC CONSTANT)
W = 4MIL (TRACE WIDTH)
B = 12.2MIL (DIST BETW 2 GND PLAN

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MISC HD	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
TRACKPAD	+5V_MAIN_CONN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
KB LED	KBLED_ANODE	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	KBLED_RETURN	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
FAN GND	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=6 GND			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND1			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND2			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND3			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND4			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND5			
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 CHGND6			
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12 ENET_CTAP_CHGND			

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
		+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
		+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
		+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	INTREPID PLLS	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		REFERENCE	INT MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10
INT_AGP_VREF		VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
INT_MEM_REF_H		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
UIDE_REF		VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
CARDBUS		+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ATI M11	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+GPU_MEM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_VDD1	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10		
SILICON	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
IMIMAGE	PP3V3_SI_PVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_AVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_VCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_PVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_AVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
USB 2.0	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
INTREPID SSCG	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8	

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
3V SWITCHER	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
CONTROL	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_SKIP	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10	
VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10	
VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=15	
VCORE_GNDNSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
LTC1778	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10
	1778_BST	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=1

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMDS_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDRY 25 38	FUNC_TEST=YES FW_TP01N 30 38	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES FW_TPI1P 30 38	FUNC_TEST=YES NEC_LEFT_USB_PWREN 25 27
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UF 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES CHARGE_LED_L 31 32	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 25 27
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UF 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES ADAPTER_DET 31 32	FUNC_TEST=YES NEC_RIGHT_USB_PWREN 27 33
FUNC_TEST=YES JTAG_CPU_TMS 5 6	FUNC_TEST=YES DVI_HPD_UF 22	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 25	FUNC_TEST=YES NEC_RIGHT_USB_OVERCURRENT 27 33
FUNC_TEST=YES JTAG_CPU_TDI 5 6	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	FUNC_TEST=YES SUTRO_ALS_OUT 23 25	FUNC_TEST=YES DDDC_EN 19 30 34 35
FUNC_TEST=YES JTAG_CPU_TDO 5	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES BBANG_HRESET_L 6
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	FUNC_TEST=YES BATT_CLK 32	FUNC_TEST=YES KBD_LED1_OUT
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES BATT_DATA 32	FUNC_TEST=YES BATT_NEG 32 39	FUNC_TEST=YES KBD_LED2_OUT
	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES PMU_BATT_DET_L 31 32	FUNC_TEST=YES COMM_TXD_L 14 26
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	FUNC_TEST=YES FANR_DET_L 31 32	FUNC_TEST=YES COMM_GPIO_L 14 26
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANR_GND 39	FUNC_TEST=YES COMM_DTR_L 14 26
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES FANL_GND 39	FUNC_TEST=YES COMM_RTS_L 14 26
	FUNC_TEST=YES LVDS_U0N 19 22 38		FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES COMM_RXD 14 26
	FUNC_TEST=YES LVDS_U0P 19 22 38		FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES +5V_TPAD_ISSUE_N 24	FUNC_TEST=YES FANL_TACH	FUNC_TEST=YES PMU_KB_RESET_L
	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES BT_USB_DM 14 25 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES FANR_PWM	FUNC_TEST=YES PWR_BUTTON_L 23 26
	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES BT_USB_DP 14 25 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES +PBUS 39
	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES MODEM_USB_DM 14 26 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES MODEM_USB_DP 14 26 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES +24V_PBUS 39
	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<0> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES GPU_VCORE 18 19 39
	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<1> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<31> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_SELFTEST 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39
	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<2> 9 12 17 25 27 38	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RD_L 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES MOD_BITCLK 14 26
	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<3> 9 12 17 25 27 38	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_CLKOUT 14 26
	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<4> 9 12 17 25 27 38	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_DTO 14 26
	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_AD<5> 9 12 17 25 27 38	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES FW_TP00R 30 39	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_SYNC 14 26
	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_AD<6> 9 12 17 25 27 38	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES +3V_PMU 39	FUNC_TEST=YES SLEEP 23 31 34 36
				FUNC_TEST=YES SND AMP_MUTE 26	FUNC_TEST=YES SRCLK_TP 27	FUNC_TEST=YES +5V_DDC_SLEEP 22 39	FUNC_TEST=YES 1778_VFB 19 39
				FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES SRMOD_TP 27	FUNC_TEST=YES +12_BV_INV 22 39	
					FUNC_TEST=YES TEB_TP 27	FUNC_TEST=YES VCORE_VID1	
					FUNC_TEST=YES TEST_TP 27	FUNC_TEST=YES VCORE_VID2	
						FUNC_TEST=YES VCORE_VID3	
						FUNC_TEST=YES VCORE_VID4	

FUNCTIONAL TEST POINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. C
	SCALE NONE	SHT 40	OF 45

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO R7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 81 (S884 SYMBOL)
- 5) ADDED CPU AVDD LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT GPIO0 FROM OC_FSEL
- 8) CHANGED JTAG ASIC TDO TP TO JTAG ASIC TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG ASIC TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM
- 14) CHANGED CPU_TEMP_DP TO CPU_THERM_DP
- 15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP
- 16) CHANGED GPU_THERM_DP_DM TO GPU_THERM_DP_DM_TP
- 17) CHANGED GPU_THERM_DP_DM_TP TO GPU_THERM_DP_DM_TP
- 18) CHANGED GPU_THERM_DP_DM_TP TO GPU_THERM_DP_DM_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPELL_SDNV_POL_BOOT_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECTING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129M AND 64M A16 W11S
- 28) CHANGED TMS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMS TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10)ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11)ADD U51 (INA138)
- 12)ADD R852 (0.010 OHM),R853 (150K OHM) AND R857(49.9 OHM)
- 13)ADD C917 (0.1UF) AND C925 (10UF)
- 14)ADD DESCRIPTION FOR MMM I2C BUS
- 15)MMM I2C BUS LINK TO INTREPID :INT_I2C_CLK1 AND INT_I2C_DATA1
- 16)CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17)CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18)ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L&MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19)ADD U53 (16F818) AND U5 (KXM52)
- 20)ADD R845 (0 OHM),R846 (0 OHM;NO_STUFF),R847 (10K OHM;NO_STUFF),R848 (10K OHM;NO_STUFF)
- 21)ADD R849 (10K OHM),R850 (10K OHM;NO_STUFF),R851(0 OHM),R854 (10K OHM),R856 (10K OHM),
- 22)ADD R860 (0 OHM),R858 (0 OHM),R859 (0 OHM),R855 (10K OHM),R861 (10K OHM),R862(10K OHM;NO_STUFF)
- 23)ADD C936(0.1UF),C918(0.1UF),C919(0.1UF),C921(0.0047UF),C923(0.0047UF),C926(0.0047UF),C927(0.1UF)
- 24)DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25)ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26)ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80;5.5V;ELEC;0.33F)
- 27)J21 PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28)J21 PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29)J21 PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30)C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (208,50V,0603)
- 31)U59 FROM MP1518DJ CHANGE TO MM3120
- 32)L11 CHANGE TO 152S0235 (22UH;3.8*3.8*1.5MM)
- 33)DEL D31
- 34)R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35)C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36)ADD Q70 (SI3443), Q34 (2N7002)
- 37)ADD R866 (100K OHM),R865 (4.7 OHM),C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM;NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM;NO_STUFF)[ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59 PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM;BOM_OPTION;FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ;ST SENSOR)
- 4) ADD R881 (10K OHM),R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF,10V,208,0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG(MMM_PIC_AN2_PD,MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

REVISION HISTORY(1 OF 1)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	C
SCALE	NONE	SHT	41 OF 45

8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A

```

VOCHE_VID<4> 35A2<> 35B8< 35D4<>
VGA_B 22C6<> 22D7< 40D7>
VGA_G 22C5<> 22D7< 40D7>
VGA_H 22C8<> 22C7< 40D7>
VGA_SYNC_BUF 22C8<>
VGA_V 22C5<> 22D7< 40D7>
VGA_VSYNC 22C5<> 22C7< 40D7>
VGA_VSYNC_BUF 22C8<>

```

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	C
SCALE	SHEET	OF
NONE	43	45

