

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
B		357142	PRODUCTION RELEASED	12/21/04	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M11 AGP & CLOCKS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	SIL178 DUAL TMDS TRANSMITTER
21	M11 ANALOG, POWER, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	MMM, BATTERY CURRENT SENSE
25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
27	USB 2.0
28	MARVELL GIGABIT ETHERNET PHY
29	FIREWIRE A/B PHY
30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
31	PMU (POWER MANAGEMENT UNIT)
32	BATTERY CHARGER AND CONNECTOR
33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
34	3.3V / 5V SYSTEM POWER SUPPLIES
35	CPU CORE VOLTAGE POWER SUPPLY
36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
40	FUNCTIONAL TEST POINTS
41	REVISION HISTORY (1 OF 1)
42-45	SCHEMATIC CREF AND NETLIST REPORTS

SCHEM, MLB, PB17 "


12/21/2004

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPTR	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		SCHEM, MLB, PB17 " DRAWING NUMBER 051-6694 REV. B	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE			

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT OF		
NONE	3 OF		45

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



BOARD STACK-UP AND CONSTRUCTION

Layer	Material	Thickness	Notes
1	SIGNAL	1/3 OZ + COPPER PLATING	20R10 TH VIA OR VIA IN PAD
2	PREPREG	3MIL	GROUND (1/2 OZ)
3	LAMINATE	4MIL	SIGNAL (1/2 OZ)
4	PREPREG	3MIL	SIGNAL (1/2 OZ)
5	LAMINATE	4MIL	GROUND (1/2 OZ)
6	PREPREG	2MIL	CUT POWER PLANE (1 OZ)
7	LAMINATE	3MIL	CUT POWER PLANE (1 OZ)
8	PREPREG	2MIL	GROUND (1/2 OZ)
9	LAMINATE	4MIL	SIGNAL (1/2 OZ)
10	PREPREG	3MIL	SIGNAL (1/2 OZ)
11	LAMINATE	4MIL	GROUND (1/2 OZ)
12	PREPREG	3MIL	SIGNAL (1/3 OZ + COPPER PLATING)


GROUND VIAS



BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	B
	SCALE	NONE	SHT	4	OF	45




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S2955	1	IC, A7PM, R1.2.3, 1.67GHZ, 1.28V	U43	CRITICAL	?
337S3029	1	IC, A7PM, R1.3, 1.67GHZ, 1.28V	U43	CRITICAL	NO STUFF

OMIT
 CRITICAL
U43
 1.50GHZ-1.28V
 APOLL7_PM-R1.1
 BGA
 (1 OF 3)

- 37 CPU_BR_L D2 BR*
- 37 CPU_BG_L M1 BG*
- 37 CPU_TS_L L4 TS*
- 37 CPU_PULLDOWN E11 HI*
- 37 CPU_ADDR<0> F10 A0
- 37 CPU_ADDR<1> L2 A1
- 37 CPU_ADDR<2> D11 A2
- 37 CPU_ADDR<3> D1 A3
- 37 CPU_ADDR<4> C10 A4
- 37 CPU_ADDR<5> G2 A5
- 37 CPU_ADDR<6> D12 A6
- 37 CPU_ADDR<7> L3 A7
- 37 CPU_ADDR<8> G4 A8
- 37 CPU_ADDR<9> T2 A9
- 37 CPU_ADDR<10> F4 A10
- 37 CPU_ADDR<11> V1 A11
- 37 CPU_ADDR<12> J4 A12
- 37 CPU_ADDR<13> R2 A13
- 37 CPU_ADDR<14> K5 A14
- 37 CPU_ADDR<15> W2 A15
- 37 CPU_ADDR<16> J2 A16
- 37 CPU_ADDR<17> K4 A17
- 37 CPU_ADDR<18> N4 A18
- 37 CPU_ADDR<19> J3 A19
- 37 CPU_ADDR<20> M5 A20
- 37 CPU_ADDR<21> P5 A21
- 37 CPU_ADDR<22> N3 A22
- 37 CPU_ADDR<23> T1 A23
- 37 CPU_ADDR<24> V2 A24
- 37 CPU_ADDR<25> U1 A25
- 37 CPU_ADDR<26> N5 A26
- 37 CPU_ADDR<27> W1 A27
- 37 CPU_ADDR<28> B12 A28
- 37 CPU_ADDR<29> C4 A29
- 37 CPU_ADDR<30> G10 A30
- 37 CPU_ADDR<31> B11 A31
- 37 CPU_ADDR<32> A32
- 37 CPU_ADDR<33> C4 A33
- 37 CPU_ADDR<34> G10 A34
- 37 CPU_ADDR<35> B11 A35
- 37 CPU_ADDR<36> A36
- 37 CPU_ADDR<37> C4 A37
- 37 CPU_ADDR<38> G10 A38
- 37 CPU_ADDR<39> B11 A39
- 37 CPU_ADDR<40> A40
- 37 CPU_ADDR<41> C4 A41
- 37 CPU_ADDR<42> G10 A42
- 37 CPU_ADDR<43> B11 A43
- 37 CPU_ADDR<44> A44
- 37 CPU_ADDR<45> C4 A45
- 37 CPU_ADDR<46> G10 A46
- 37 CPU_ADDR<47> B11 A47
- 37 CPU_ADDR<48> A48
- 37 CPU_ADDR<49> C4 A49
- 37 CPU_ADDR<50> G10 A50
- 37 CPU_ADDR<51> B11 A51
- 37 CPU_ADDR<52> A52
- 37 CPU_ADDR<53> C4 A53
- 37 CPU_ADDR<54> G10 A54
- 37 CPU_ADDR<55> B11 A55
- 37 CPU_ADDR<56> A56
- 37 CPU_ADDR<57> C4 A57
- 37 CPU_ADDR<58> G10 A58
- 37 CPU_ADDR<59> B11 A59
- 37 CPU_ADDR<60> A60
- 37 CPU_ADDR<61> C4 A61
- 37 CPU_ADDR<62> G10 A62
- 37 CPU_ADDR<63> B11 A63
- 37 CPU_ADDR<64> A64
- 37 CPU_ADDR<65> C4 A65
- 37 CPU_ADDR<66> G10 A66
- 37 CPU_ADDR<67> B11 A67
- 37 CPU_ADDR<68> A68
- 37 CPU_ADDR<69> C4 A69
- 37 CPU_ADDR<70> G10 A70
- 37 CPU_ADDR<71> B11 A71
- 37 CPU_ADDR<72> A72
- 37 CPU_ADDR<73> C4 A73
- 37 CPU_ADDR<74> G10 A74
- 37 CPU_ADDR<75> B11 A75
- 37 CPU_ADDR<76> A76
- 37 CPU_ADDR<77> C4 A77
- 37 CPU_ADDR<78> G10 A78
- 37 CPU_ADDR<79> B11 A79
- 37 CPU_ADDR<80> A80
- 37 CPU_ADDR<81> C4 A81
- 37 CPU_ADDR<82> G10 A82
- 37 CPU_ADDR<83> B11 A83
- 37 CPU_ADDR<84> A84
- 37 CPU_ADDR<85> C4 A85
- 37 CPU_ADDR<86> G10 A86
- 37 CPU_ADDR<87> B11 A87
- 37 CPU_ADDR<88> A88
- 37 CPU_ADDR<89> C4 A89
- 37 CPU_ADDR<90> G10 A90
- 37 CPU_ADDR<91> B11 A91
- 37 CPU_ADDR<92> A92
- 37 CPU_ADDR<93> C4 A93
- 37 CPU_ADDR<94> G10 A94
- 37 CPU_ADDR<95> B11 A95
- 37 CPU_ADDR<96> A96
- 37 CPU_ADDR<97> C4 A97
- 37 CPU_ADDR<98> G10 A98
- 37 CPU_ADDR<99> B11 A99
- 37 CPU_ADDR<100> A100
- 37 CPU_ADDR<101> C4 A101
- 37 CPU_ADDR<102> G10 A102
- 37 CPU_ADDR<103> B11 A103
- 37 CPU_ADDR<104> A104
- 37 CPU_ADDR<105> C4 A105
- 37 CPU_ADDR<106> G10 A106
- 37 CPU_ADDR<107> B11 A107
- 37 CPU_ADDR<108> A108
- 37 CPU_ADDR<109> C4 A109
- 37 CPU_ADDR<110> G10 A110
- 37 CPU_ADDR<111> B11 A111
- 37 CPU_ADDR<112> A112
- 37 CPU_ADDR<113> C4 A113
- 37 CPU_ADDR<114> G10 A114
- 37 CPU_ADDR<115> B11 A115
- 37 CPU_ADDR<116> A116
- 37 CPU_ADDR<117> C4 A117
- 37 CPU_ADDR<118> G10 A118
- 37 CPU_ADDR<119> B11 A119
- 37 CPU_ADDR<120> A120
- 37 CPU_ADDR<121> C4 A121
- 37 CPU_ADDR<122> G10 A122
- 37 CPU_ADDR<123> B11 A123
- 37 CPU_ADDR<124> A124
- 37 CPU_ADDR<125> C4 A125
- 37 CPU_ADDR<126> G10 A126
- 37 CPU_ADDR<127> B11 A127
- 37 CPU_ADDR<128> A128
- 37 CPU_ADDR<129> C4 A129
- 37 CPU_ADDR<130> G10 A130
- 37 CPU_ADDR<131> B11 A131
- 37 CPU_ADDR<132> A132
- 37 CPU_ADDR<133> C4 A133
- 37 CPU_ADDR<134> G10 A134
- 37 CPU_ADDR<135> B11 A135
- 37 CPU_ADDR<136> A136
- 37 CPU_ADDR<137> C4 A137
- 37 CPU_ADDR<138> G10 A138
- 37 CPU_ADDR<139> B11 A139
- 37 CPU_ADDR<140> A140
- 37 CPU_ADDR<141> C4 A141
- 37 CPU_ADDR<142> G10 A142
- 37 CPU_ADDR<143> B11 A143
- 37 CPU_ADDR<144> A144
- 37 CPU_ADDR<145> C4 A145
- 37 CPU_ADDR<146> G10 A146
- 37 CPU_ADDR<147> B11 A147
- 37 CPU_ADDR<148> A148
- 37 CPU_ADDR<149> C4 A149
- 37 CPU_ADDR<150> G10 A150
- 37 CPU_ADDR<151> B11 A151
- 37 CPU_ADDR<152> A152
- 37 CPU_ADDR<153> C4 A153
- 37 CPU_ADDR<154> G10 A154
- 37 CPU_ADDR<155> B11 A155
- 37 CPU_ADDR<156> A156
- 37 CPU_ADDR<157> C4 A157
- 37 CPU_ADDR<158> G10 A158
- 37 CPU_ADDR<159> B11 A159
- 37 CPU_ADDR<160> A160
- 37 CPU_ADDR<161> C4 A161
- 37 CPU_ADDR<162> G10 A162
- 37 CPU_ADDR<163> B11 A163
- 37 CPU_ADDR<164> A164
- 37 CPU_ADDR<165> C4 A165
- 37 CPU_ADDR<166> G10 A166
- 37 CPU_ADDR<167> B11 A167
- 37 CPU_ADDR<168> A168
- 37 CPU_ADDR<169> C4 A169
- 37 CPU_ADDR<170> G10 A170
- 37 CPU_ADDR<171> B11 A171
- 37 CPU_ADDR<172> A172
- 37 CPU_ADDR<173> C4 A173
- 37 CPU_ADDR<174> G10 A174
- 37 CPU_ADDR<175> B11 A175
- 37 CPU_ADDR<176> A176
- 37 CPU_ADDR<177> C4 A177
- 37 CPU_ADDR<178> G10 A178
- 37 CPU_ADDR<179> B11 A179
- 37 CPU_ADDR<180> A180
- 37 CPU_ADDR<181> C4 A181
- 37 CPU_ADDR<182> G10 A182
- 37 CPU_ADDR<183> B11 A183
- 37 CPU_ADDR<184> A184
- 37 CPU_ADDR<185> C4 A185
- 37 CPU_ADDR<186> G10 A186
- 37 CPU_ADDR<187> B11 A187
- 37 CPU_ADDR<188> A188
- 37 CPU_ADDR<189> C4 A189
- 37 CPU_ADDR<190> G10 A190
- 37 CPU_ADDR<191> B11 A191
- 37 CPU_ADDR<192> A192
- 37 CPU_ADDR<193> C4 A193
- 37 CPU_ADDR<194> G10 A194
- 37 CPU_ADDR<195> B11 A195
- 37 CPU_ADDR<196> A196
- 37 CPU_ADDR<197> C4 A197
- 37 CPU_ADDR<198> G10 A198
- 37 CPU_ADDR<199> B11 A199
- 37 CPU_ADDR<200> A200
- 37 CPU_ADDR<201> C4 A201
- 37 CPU_ADDR<202> G10 A202
- 37 CPU_ADDR<203> B11 A203
- 37 CPU_ADDR<204> A204
- 37 CPU_ADDR<205> C4 A205
- 37 CPU_ADDR<206> G10 A206
- 37 CPU_ADDR<207> B11 A207
- 37 CPU_ADDR<208> A208
- 37 CPU_ADDR<209> C4 A209
- 37 CPU_ADDR<210> G10 A210
- 37 CPU_ADDR<211> B11 A211
- 37 CPU_ADDR<212> A212
- 37 CPU_ADDR<213> C4 A213
- 37 CPU_ADDR<214> G10 A214
- 37 CPU_ADDR<215> B11 A215
- 37 CPU_ADDR<216> A216
- 37 CPU_ADDR<217> C4 A217
- 37 CPU_ADDR<218> G10 A218
- 37 CPU_ADDR<219> B11 A219
- 37 CPU_ADDR<220> A220
- 37 CPU_ADDR<221> C4 A221
- 37 CPU_ADDR<222> G10 A222
- 37 CPU_ADDR<223> B11 A223
- 37 CPU_ADDR<224> A224
- 37 CPU_ADDR<225> C4 A225
- 37 CPU_ADDR<226> G10 A226
- 37 CPU_ADDR<227> B11 A227
- 37 CPU_ADDR<228> A228
- 37 CPU_ADDR<229> C4 A229
- 37 CPU_ADDR<230> G10 A230
- 37 CPU_ADDR<231> B11 A231
- 37 CPU_ADDR<232> A232
- 37 CPU_ADDR<233> C4 A233
- 37 CPU_ADDR<234> G10 A234
- 37 CPU_ADDR<235> B11 A235
- 37 CPU_ADDR<236> A236
- 37 CPU_ADDR<237> C4 A237
- 37 CPU_ADDR<238> G10 A238
- 37 CPU_ADDR<239> B11 A239
- 37 CPU_ADDR<240> A240
- 37 CPU_ADDR<241> C4 A241
- 37 CPU_ADDR<242> G10 A242
- 37 CPU_ADDR<243> B11 A243
- 37 CPU_ADDR<244> A244
- 37 CPU_ADDR<245> C4 A245
- 37 CPU_ADDR<246> G10 A246
- 37 CPU_ADDR<247> B11 A247
- 37 CPU_ADDR<248> A248
- 37 CPU_ADDR<249> C4 A249
- 37 CPU_ADDR<250> G10 A250
- 37 CPU_ADDR<251> B11 A251
- 37 CPU_ADDR<252> A252
- 37 CPU_ADDR<253> C4 A253
- 37 CPU_ADDR<254> G10 A254
- 37 CPU_ADDR<255> B11 A255
- 37 CPU_ADDR<256> A256
- 37 CPU_ADDR<257> C4 A257
- 37 CPU_ADDR<258> G10 A258
- 37 CPU_ADDR<259> B11 A259
- 37 CPU_ADDR<260> A260
- 37 CPU_ADDR<261> C4 A261
- 37 CPU_ADDR<262> G10 A262
- 37 CPU_ADDR<263> B11 A263
- 37 CPU_ADDR<264> A264
- 37 CPU_ADDR<265> C4 A265
- 37 CPU_ADDR<266> G10 A266
- 37 CPU_ADDR<267> B11 A267
- 37 CPU_ADDR<268> A268
- 37 CPU_ADDR<269> C4 A269
- 37 CPU_ADDR<270> G10 A270
- 37 CPU_ADDR<271> B11 A271
- 37 CPU_ADDR<272> A272
- 37 CPU_ADDR<273> C4 A273
- 37 CPU_ADDR<274> G10 A274
- 37 CPU_ADDR<275> B11 A275
- 37 CPU_ADDR<276> A276
- 37 CPU_ADDR<277> C4 A277
- 37 CPU_ADDR<278> G10 A278
- 37 CPU_ADDR<279> B11 A279
- 37 CPU_ADDR<280> A280
- 37 CPU_ADDR<281> C4 A281
- 37 CPU_ADDR<282> G10 A282
- 37 CPU_ADDR<283> B11 A283
- 37 CPU_ADDR<284> A284
- 37 CPU_ADDR<285> C4 A285
- 37 CPU_ADDR<286> G10 A286
- 37 CPU_ADDR<287> B11 A287
- 37 CPU_ADDR<288> A288
- 37 CPU_ADDR<289> C4 A289
- 37 CPU_ADDR<290> G10 A290
- 37 CPU_ADDR<291> B11 A291
- 37 CPU_ADDR<292> A292
- 37 CPU_ADDR<293> C4 A293
- 37 CPU_ADDR<294> G10 A294
- 37 CPU_ADDR<295> B11 A295
- 37 CPU_ADDR<296> A296
- 37 CPU_ADDR<297> C4 A297
- 37 CPU_ADDR<298> G10 A298
- 37 CPU_ADDR<299> B11 A299
- 37 CPU_ADDR<300> A300
- 37 CPU_ADDR<301> C4 A301
- 37 CPU_ADDR<302> G10 A302
- 37 CPU_ADDR<303> B11 A303
- 37 CPU_ADDR<304> A304
- 37 CPU_ADDR<305> C4 A305
- 37 CPU_ADDR<306> G10 A306
- 37 CPU_ADDR<307> B11 A307
- 37 CPU_ADDR<308> A308
- 37 CPU_ADDR<309> C4 A309
- 37 CPU_ADDR<310> G10 A310
- 37 CPU_ADDR<311> B11 A311
- 37 CPU_ADDR<312> A312
- 37 CPU_ADDR<313> C4 A313
- 37 CPU_ADDR<314> G10 A314
- 37 CPU_ADDR<315> B11 A315
- 37 CPU_ADDR<316> A316
- 37 CPU_ADDR<317> C4 A317
- 37 CPU_ADDR<318> G10 A318
- 37 CPU_ADDR<319> B11 A319
- 37 CPU_ADDR<320> A320
- 37 CPU_ADDR<321> C4 A321
- 37 CPU_ADDR<322> G10 A322
- 37 CPU_ADDR<323> B11 A323
- 37 CPU_ADDR<324> A324
- 37 CPU_ADDR<325> C4 A325
- 37 CPU_ADDR<326> G10 A326
- 37 CPU_ADDR<327> B11 A327
- 37 CPU_ADDR<328> A328
- 37 CPU_ADDR<329> C4 A329
- 37 CPU_ADDR<330> G10 A330
- 37 CPU_ADDR<331> B11 A331
- 37 CPU_ADDR<332> A332
- 37 CPU_ADDR<333> C4 A333
- 37 CPU_ADDR<334> G10 A334
- 37 CPU_ADDR<335> B11 A335
- 37 CPU_ADDR<336> A336
- 37 CPU_ADDR<337> C4 A337
- 37 CPU_ADDR<338> G10 A338
- 37 CPU_ADDR<339> B11 A339
- 37 CPU_ADDR<340> A340
- 37 CPU_ADDR<341> C4 A341
- 37 CPU_ADDR<342> G10 A342
- 37 CPU_ADDR<343> B11 A343
- 37 CPU_ADDR<344> A344
- 37 CPU_ADDR<345> C4 A345
- 37 CPU_ADDR<346> G10 A346
- 37 CPU_ADDR<347> B11 A347
- 37 CPU_ADDR<348> A348
- 37 CPU_ADDR<349> C4 A349
- 37 CPU_ADDR<350> G10 A350
- 37 CPU_ADDR<351> B11 A351
- 37 CPU_ADDR<352> A352
- 37 CPU_ADDR<353> C4 A353
- 37 CPU_ADDR<354> G10 A354
- 37 CPU_ADDR<355> B11 A355
- 37 CPU_ADDR<356> A356
- 37 CPU_ADDR<357> C4 A357
- 37 CPU_ADDR<358> G10 A358
- 37 CPU_ADDR<359> B11 A359
- 37 CPU_ADDR<360> A360
- 37 CPU_ADDR<361> C4 A361
- 37 CPU_ADDR<362> G10 A362
- 37 CPU_ADDR<363> B11 A363
- 37 CPU_ADDR<364> A364
- 37 CPU_ADDR<365> C4 A365
- 37 CPU_ADDR<366> G10 A366
- 37 CPU_ADDR<367> B11 A367
- 37 CPU_ADDR<368> A368
- 37 CPU_ADDR<369> C4 A369
- 37 CPU_ADDR<370> G10 A370
- 37 CPU_ADDR<371> B11 A371
- 37 CPU_ADDR<372> A372
- 37 CPU_ADDR<373> C4 A373
- 37 CPU_ADDR<374> G10 A374
- 37 CPU_ADDR<375> B11 A375
- 37 CPU_ADDR<376> A376
- 37 CPU_ADDR<377> C4 A377
- 37 CPU_ADDR<378> G10 A378
- 37 CPU_ADDR<379> B11 A379
- 37 CPU_ADDR<380> A380
- 37 CPU_ADDR<381> C4 A381
- 37 CPU_ADDR<382> G10 A382
- 37 CPU_ADDR<383> B11 A383
- 37 CPU_ADDR<384> A384
- 37 CPU_ADDR<385> C4 A385
- 37 CPU_ADDR<386> G10 A386
- 37 CPU_ADDR<387> B11 A387
- 37 CPU_ADDR<388> A388
- 37 CPU_ADDR<389> C4 A389
- 37 CPU_ADDR<390> G10 A390
- 37 CPU_ADDR<391> B11 A391
- 37 CPU_ADDR<392> A392
- 37 CPU_ADDR<393> C4 A393
- 37 CPU_ADDR<394> G10 A394
- 37 CPU_ADDR<395> B11 A395
- 37 CPU_ADDR<396> A396
- 37 CPU_ADDR<397> C4 A397
- 37 CPU_ADDR<398> G10 A398
- 37 CPU_ADDR<399> B11 A399
- 37 CPU_ADDR<400> A400

MPC7447 MAXBUS
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. B
	SCALE NONE	SHEET 5	OF 45




OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (2 OF 3)
APOLL7_PM-R1.1

OMIT CRITICAL
U43
 1.50GHZ-1.28V
 BGA
 (3 OF 3)
APOLL7_PM-R1.1

BOOT BANGER E2PROM




BOOT BANGER



UNSTUFFING RA AND STUFFING RB
 WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BANGER	U32	BBANG



BOOT BANGING SIGNAL DEFINITION


- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU_HRESET_L (3V INPUT INTO LMU)
- 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
- 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	NONE	SHT	6 OF 45

CPU PLL CONFIG CIRCUITRY




CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
	CPU_HRESET_L	2.5V INTERFACE
CPU_BUS_VSEL (PROCESSOR)	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	NONE	SHT	7 OF 45


INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:

- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



H26 MAXBUS INTERFACE

37	CPU_BR_L	E29	BR	INPUT - PU
37	CPU_BG_L	E26	BG	NO BUS KEEPER
37	CPU_TS_L	B27	TS	NO BUS KEEPER (1 OF 9)
37	CPU_ADDR<0>	D24	A_0	
37	CPU_ADDR<1>	D25	A_1	
37	CPU_ADDR<2>	A27	A_2	
37	CPU_ADDR<3>	E24	A_3	
37	CPU_ADDR<4>	G23	A_4	
37	CPU_ADDR<5>	B26	A_5	
37	CPU_ADDR<6>	A26	A_6	
37	CPU_ADDR<7>	D23	A_7	
37	CPU_ADDR<8>	A25	A_8	
37	CPU_ADDR<9>	E23	A_9	
37	CPU_ADDR<10>	J22	A_10	
37	CPU_ADDR<11>	B25	A_11	
37	CPU_ADDR<12>	H22	A_12	
37	CPU_ADDR<13>	G22	A_13	
37	CPU_ADDR<14>	D22	A_14	
37	CPU_ADDR<15>	B24	A_15	
37	CPU_ADDR<16>	B23	A_16	
37	CPU_ADDR<17>	E22	A_17	
37	CPU_ADDR<18>	J21	A_18	
37	CPU_ADDR<19>	G21	A_19	
37	CPU_ADDR<20>	E21	A_20	
37	CPU_ADDR<21>	A24	A_21	
37	CPU_ADDR<22>	D21	A_22	
37	CPU_ADDR<23>	A23	A_23	
37	CPU_ADDR<24>	H20	A_24	
37	CPU_ADDR<25>	B22	A_25	
37	CPU_ADDR<26>	H21	A_26	
37	CPU_ADDR<27>	A22	A_27	
37	CPU_ADDR<28>	E20	A_28	
37	CPU_ADDR<29>	B21	A_29	
37	CPU_ADDR<30>	D20	A_30	
37	CPU_ADDR<31>	A21	A_31	
37	CPU_CI_L	G26	CI	
37	CPU_GBL_L	A29	GBL	
37	CPU_TBST_L	A28	TBST	
37	CPU_TSI2<0>	G24	TSI2_0	
37	CPU_TSI2<1>	H24	TSI2_1	
37	CPU_TSI2<2>	D26	TSI2_2	
37	CPU_TT<0>	E25	TT_0	
37	CPU_TT<1>	G25	TT_1	
37	CPU_TT<2>	B28	TT_2	
37	CPU_TT<3>	D27	TT_3	
37	CPU_TT<4>	J25	TT_4	
37	CPU_WT_L	D28	WT	
37	CPU_AACK_L	B29	AACK	NO BUS KEEPER - PU
37	CPU_ARTRY_L	H23	ARTRY	NO BUS KEEPER - PU
37	CPU_HIT_L	B31	HIT	INPUT - PU
37	CPU_OREQ_L	A32	OREQ	INPUT - PD
37	CPU_OACK_L	G27	OACK	NO BUS KEEPER - ?
37	INT_SUSPEND_REQ	AK9	SUSPENDREQ	
37	INT_SUSPEND_ACK	AM8	SUSPENDACK	

MODE A (2.5X) IS FOR STATIC OPERATION
MODE C (2.0X) IS FOR CLOCK SLEW OPERATION

BIT 48 TO 55

MaxBus output impedance

111:	28.6 ohm
011:	33.3 ohm
101:	40 ohm
001:	50 ohm
110:	66.6 ohm
010:	100 ohm
100:	200 ohm
000:	200 ohm

Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	NONE	SHT	8 OF 45


SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS


MEM_DATA<0> AK32
MEM_DATA<1> AK33
MEM_DATA<2> AK31
MEM_DATA<3> AK35
MEM_DATA<4> AK36
MEM_DATA<5> AJ32
MEM_DATA<6> AJ35
MEM_DATA<7> AJ36
MEM_DATA<8> AG33
MEM_DATA<9> AG35
MEM_DATA<10> AH35
MEM_DATA<11> AH36
MEM_DATA<12> AH36
MEM_DATA<13> AH32
MEM_DATA<14> AG32
MEM_DATA<15> AG31
MEM_DATA<16> AE32
MEM_DATA<17> AF35
MEM_DATA<18> AF36
MEM_DATA<19> AE36
MEM_DATA<20> AE35
MEM_DATA<21> AE33
MEM_DATA<22> AD36
MEM_DATA<23> AD35
MEM_DATA<24> AA36
MEM_DATA<25> AA35
MEM_DATA<26> AA33
MEM_DATA<27> AB36
MEM_DATA<28> AB35
MEM_DATA<29> AC36
MEM_DATA<30> AA32
MEM_DATA<31> AB33
MEM_DATA<32> V36
MEM_DATA<33> U33
MEM_DATA<34> U32
MEM_DATA<35> V35
MEM_DATA<36> T30
MEM_DATA<37> U36
MEM_DATA<38> U35
MEM_DATA<39> T36
MEM_DATA<40> P33
MEM_DATA<41> R30
MEM_DATA<42> P35
MEM_DATA<43> P36
MEM_DATA<44> R36
MEM_DATA<45> R35
MEM_DATA<46> R33
MEM_DATA<47> R32
MEM_DATA<48> N35
MEM_DATA<49> M36
MEM_DATA<50> L35
MEM_DATA<51> M35
MEM_DATA<52> M33
MEM_DATA<53> L36
MEM_DATA<54> N33
MEM_DATA<55> M30
MEM_DATA<56> J32
MEM_DATA<57> J33
MEM_DATA<58> J35
MEM_DATA<59> K32
MEM_DATA<60> K33
MEM_DATA<61> J36
MEM_DATA<62> K36
MEM_DATA<63> K35

DDR_A_0 H35 MEM_ADDR<0>
DDR_A_1 G35 MEM_ADDR<1>
DDR_A_2 G36 MEM_ADDR<2>
DDR_A_3 F36 MEM_ADDR<3>
DDR_A_4 F35 MEM_ADDR<4>
DDR_A_5 E36 MEM_ADDR<5>
DDR_A_6 G32 MEM_ADDR<6>
DDR_A_7 D36 MEM_ADDR<7>
DDR_A_8 H36 MEM_ADDR<8>
DDR_A_9 H33 MEM_ADDR<9>
DDR_A_10 G33 MEM_ADDR<10>
DDR_A_11 H33 MEM_ADDR<11>
DDR_A_12 D35 MEM_ADDR<12>
DDR_BA_0 L30 MEM_BA<0>
DDR_BA_1 M29 MEM_BA<1>
DDRCS_0 AN34 MEM_CS_L<0>
DDRCS_1 AN36 MEM_CS_L<1>
DDRCS_2 AL35 MEM_CS_L<2>
DDRCS_3 AL33 MEM_CS_L<3>
DDR_DQS_0 AJ31 MEM_DQS<0>
DDR_DQS_1 AH31 MEM_DQS<1>
DDR_DQS_2 AD32 MEM_DQS<2>
DDR_DQS_3 AB30 MEM_DQS<3>
DDR_DQS_4 V30 MEM_DQS<4>
DDR_DQS_5 P32 MEM_DQS<5>
DDR_DQS_6 N29 MEM_DQS<6>
DDR_DQS_7 L32 MEM_DQS<7>
DDR_DM_0 AJ33 MEM_DQM<0>
DDR_DM_1 AH33 MEM_DQM<1>
DDR_DM_2 AD33 MEM_DQM<2>
DDR_DM_3 T35 MEM_DQM<3>
DDR_DM_4 T33 MEM_DQM<4>
DDR_DM_5 N32 MEM_DQM<5>
DDR_DM_6 L33 MEM_DQM<6>
DDR_DM_7 L33 MEM_DQM<7>
DDR_RAS_L L29 MEM_RAS_L
DDR_CAS_L H32 MEM_CAS_L
DDR_WE_L K30 MEM_WE_L
DDR_CKE_0 AN35 MEM_CKE<0>
DDR_CKE_1 AM35 MEM_CKE<1>
DDR_CKE_2 AM36 MEM_CKE<2>
DDR_CKE_3 AL36 MEM_CKE<3>
DDR_SELHI_0 AB32 MEM_MUXSEL_H<0>
DDR_SELHI_1 AE29 MEM_MUXSEL_H<1>
DDR_SELLO_0 N30 MEM_MUXSEL_L<0>
DDR_SELLO_1 T32 MEM_MUXSEL_L<1>
DDR_MCLK_0_P Y32 SYSCLK_DDRCLK_A0_UF
DDR_MCLK_0_N Y33 SYSCLK_DDRCLK_A0_L_UF
DDR_MCLK_1_P Y35 SYSCLK_DDRCLK_A1_UF
DDR_MCLK_1_N Y36 SYSCLK_DDRCLK_A1_L_UF
DDR_MCLK_2_P Y30 INT_DDRCLK2_P_TP
DDR_MCLK_2_N W30 INT_DDRCLK2_N_TP
DDR_MCLK_3_P W32 SYSCLK_DDRCLK_B0_UF
DDR_MCLK_3_N W33 SYSCLK_DDRCLK_B0_L_UF
DDR_MCLK_4_P V32 SYSCLK_DDRCLK_B1_UF
DDR_MCLK_4_N W35 INT_DDRCLK5_P_TP
DDR_MCLK_5_P W36 INT_DDRCLK5_N_TP
DDR_MCLK_5_N
DDR_REF AA22 INT_MEM_REF_H
DDR_VREF_0 Y22 INT_MEM_VREF
DDR_VREF_1 T22


MEM_VREF



CLOCKS
CS
CKE
ADDR
BA
CNTL




1MB BOOT ROM



Override ROM module intercepts ROM chip select

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC, BOOTROM, Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	B
	SHT	OF	
	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	10	45	




REVERSED
SLOT "B"
CUSTOMER SLOT

STANDARD
SLOT "A"
FACTORY SLOT



DDR BYPASS CAPS
SLOT "A"


FOR RETURN CURRENT
SLOT "B"




DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	11 OF 45	
NONE			





ENET_TXD SERIES TERMINATION



BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	N/A	N/A	N/A
A1-RD	J20 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	N/A	N/A	N/A
A3-RD	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	N/A	N/A	N/A
85-RD	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	U3 - PG 24	N/A	N/A
6A-WR	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	J12 - PG 24	N/A
D0-WR	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	U56 - PG 15	N/A	N/A
B0-WR	N/A	MMM	N/A	N/A
B1-RD	N/A	N/A	N/A	N/A


ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN	TST_TEI	JTG_TDO (I/O)	JTG_TDI (I/O)	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	13	45	



USB POWER FAULT SIGNALS

USB PORT ASSIGNMENTS

INT - USB/GPIOS/I2S

CRYSTAL LOAD CAPACITANCE IS 16PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18,432MHz,8X4.5MM,SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: **D** DRAWING NUMBER: **051-6694** REV. **B**

SCALE: NONE SHT: **14** OF **45**



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	15	45	




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. B
	SCALE NONE	SHT 16	OF 45



CARDBUS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. B
	SCALE NONE	SHT 17	OF 45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPCHTLR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128



M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	B
	SCALE	NONE	SHT	18	OF	45




M11 CORE PWR/LVDS/TMDS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	B
SCALE	SHT	OF
NONE	19	45







INTERNAL TMDs SERIES TERMINATION



EXTERNAL TMDs SERIES TERMINATION



INT/EXT TMDs CLK & D<0:2> TERMINATION EXT. TMDs D<3:5> TERMINATION



TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
 CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

INT/EXT TMDs

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMDs
114S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R835, R836, R714, R232, R836	EXT_TMDs
132S0044	4	CAP CER .001UF, 10%, 50V, 0402	C932, C933, C934	EXT_TMDs

APPLE COMPUTER INC.

SIZE: D DRAWING NUMBER: 051-6694 B REV. 1

SCALE: NONE SHEET: 20 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6694	B
SCALE		SHT	OF
NONE		21	45

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep...
DVI7M during shutdown. When power key on remote device is pressed, 5V will be driven into DDC CLK. Since host falls into low power mode, DDC will not drive DDC CLK. As host falls into low power mode, DDC will not drive DDC CLK. Isolation will be disabled as well.

DVI POWER SWITCH

D

D

C







C

B




B

A

A



S-VIDEO/COMP OUT INTERFACE




NOTE: Pull-down for DVI HPD provided by DVI power switch interface
NOTE: DVI HPD SHARES O68 WITH ALS BECAUSE OF BOARD REAL ESTATE

Place GND shorts at graphics controller

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6694 B	REV.	
SCALE	NONE	SHT	22	OF	45

MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?

LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




SLEEP LED




KEYBOARD PULLUPS




LMU PULL-DOWNS



USB Trackpad Connector



Keyboard LED Driver



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	23	45	



MMM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S4733	3	CAP CER .0047UF,10%,25V,X7R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
132S0072	3	CAP CER .0015UF,10%,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL
341S1630	1	IC,UCTLR,MMM,PIC16F818,SMD,W/PROGRAM	U53	MMM

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE

BATTERY CURRENT SENSE



MMM, BATTERY CURRENT SENSE


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	24	45	

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)




PLACE SERIES R CLOSE TO INTERPID



PLACE PULLUP RESISTORS CLOSE TO INTREPID




+3V_SLEEP +5V_HD_SLEEP



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHEET	OF	
NONE	25	45	

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



SOUND BOARD (SOUSAPHONE)

MODEM

SERIAL DEBUG INTERFACE

FAN CONTROLLER

THERM ISOLATION

FAN INTERFACE

LEFT FAN (CPU)

RIGHT FAN (GPU)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0608	1	IC,ADT7460,FAN,CTLR,16P,QSOP	U3	ADT7460

FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6694	B
SCALE		SHT	OF
NONE		26	45



40 38 25 17 12	PCI_AD<0>	M5	AD0
40 38 25 17 12	PCI_AD<1>	P5	AD1
40 38 25 17 12	PCI_AD<2>	N5	AD2
40 38 25 17 12	PCI_AD<3>	P4	AD3
40 38 25 17 12	PCI_AD<4>	N4	AD4
40 38 25 17 12	PCI_AD<5>	M3	AD5
40 38 25 17 12	PCI_AD<6>	N3	AD6
40 38 25 17 12	PCI_AD<7>	M1	AD7
40 38 25 17 12	PCI_AD<8>	L1	AD8
40 38 25 17 12	PCI_AD<9>	K2	AD9
40 38 25 17 12	PCI_AD<10>	L3	AD10
40 38 25 17 12	PCI_AD<11>	K1	AD11
40 38 25 17 12	PCI_AD<12>	K1	AD12
40 38 25 17 12	PCI_AD<13>	K3	AD13
40 38 25 17 12	PCI_AD<14>	J2	AD14
40 38 25 17 12	PCI_AD<15>	J1	AD15
40 38 25 17 12	PCI_AD<16>	F2	AD16
40 38 25 17 12	PCI_AD<17>	E3	AD17
40 38 25 17 12	PCI_AD<18>	D1	AD18
40 38 25 17 12	PCI_AD<19>	D3	AD19
40 38 25 17 12	PCI_AD<20>	D1	AD20
40 38 25 17 12	PCI_AD<21>	D2	AD21
40 38 25 17 12	PCI_AD<22>	C2	AD22
40 38 25 17 12	PCI_AD<23>	C1	AD23
40 38 25 17 12	PCI_AD<24>	B4	AD24
40 38 25 17 12	PCI_AD<25>	A4	AD25
40 38 25 17 12	PCI_AD<26>	B5	AD26
40 38 25 17 12	PCI_AD<27>	C4	AD27
40 38 25 17 12	PCI_AD<28>	A5	AD28
40 38 25 17 12	PCI_AD<29>	C5	AD29
40 38 25 17 12	PCI_AD<30>	B6	AD30
40 38 25 17 12	PCI_AD<31>	A6	AD31
40 38 25 17 12	PCI_CBE<0>	M2	CBE0
40 38 25 17 12	PCI_CBE<1>	J3	CBE1
40 38 25 17 12	PCI_CBE<2>	F1	CBE2
40 38 25 17 12	PCI_CBE<3>	C3	CBE3
40 38 25 17 12	PCI_PAR	J4	PAR
40 38 25 17 12	PCI_FRAME L	F3	FRAME
40 38 25 17 12	PCI_TRDY L	F4	TRDY
40 38 25 17 12	PCI_TRDY L	G1	TRDY
40 38 25 17 12	PCI_STOP L	G3	STOP
40 38 25 17 12	NEC_IDSEL	B3	IDSEL
40 38 25 17 12	PCI_DEVSEL L	G2	DEVSEL
40 38 25 17 12	USB2_PCI_REQ L	C6	REQ
40 38 25 17 12	USB2_PCI_GNT L	D6	GNT
40 38 25 17 12	NEC_PCI_PERR L	H2	PERR
40 38 25 17 12	NEC_PCI_SERR L	H1	SERR
40 38 25 17 12	NEC_PCI_INTA L	C7	INTA
40 38 25 17 12	NEC_PCI_INTB L	B7	INTB
40 38 25 17 12	NEC_PCI_INTC L	A7	INTC
40 38 25 17 12	CLK33M USB2	A8	CLK
40 38 25 17 12	NEC_IO_RESET L	B8	VBBRST
40 38 25 17 12	NEC_CRUN L	N6	CRUN
40 38 25 17 12	NEC_PME L	D9	PME
40 38 25 17 12	NEC_MAIN_RESET L	C9	VCCRST
40 38 25 17 12	NEC_SMI L TP	L6	SMI
40 38 25 17 12		L7	LEGC

USB DAM	USB_DA	5 MIL SPACING	14
USB DAP	USB_DA	5 MIL SPACING	14
USB DCM	USB_DC	5 MIL SPACING	14
USB DCP	USB_DC	5 MIL SPACING	14
USB D1M	USB_D1	5 MIL SPACING	14 27
USB D1P	USB_D1	5 MIL SPACING	14 27
USB D2M	USB_D2	5 MIL SPACING	14
USB D2P	USB_D2	5 MIL SPACING	14

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6694	REV.	B
SCALE	NONE	SHT	27	OF	45

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
338S0223	338S0079		U49	88EE1111 B1

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV / R1)$$

$$R2EQV = R2A || R2B$$

PLACE CLOSE TO ETHERNET CONNECTOR

Short shielded RJ-45

CONFIG DEFINITIONS

PIN	BIT[2:0]
VDDO	111
LED LINK10	110
LED LINK100	101
LED LINK1000	100
LED DUPLEX	011
LED RX	010
LED TX	001
VSS	000

CONFIG INPUTS

PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1>ENA PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2>ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3>ANEG[0]	ENA XC	DIS 125	
CONFIG<4>MODE[2]	MODE[1]	MODE[0]	
CONFIG<5>DIS FC	DIS SLEEP	MODE[3]	
CONFIG<6>SEL BDT	INT POL	75/50 OHM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?

MARVELL 88E1111
10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	NONE	SHT	28 OF 45

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOWN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	(PULL-DOWN RESISTOR)	(PULL-DOWN RESISTOR)

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE: DRAWING NUMBER: REV. **D 051-6694 B**

SCALE: NONE SHT: 30 OF 45


VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

+5V MAIN



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	



SEL = 0; Y1=A1
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

CRITICAL CRITICAL CRITICAL CRITICAL

C427, C431, C443, C430

CRITICAL CRITICAL CRITICAL CRITICAL

C432, C441, C444, C445

CRITICAL CRITICAL

Q50, Q49

CRITICAL CRITICAL CRITICAL CRITICAL

Q54, Q55, Q53

CRITICAL CRITICAL CRITICAL CRITICAL

C728, C734, C733, C732, C885

CRITICAL CRITICAL CRITICAL CRITICAL

C731, C730, C729, C884

CRITICAL CRITICAL CRITICAL CRITICAL

C764, C765, C766, C767

CRITICAL CRITICAL CRITICAL CRITICAL

C768, C769, C770, C771

CRITICAL CRITICAL CRITICAL CRITICAL

C772, C773, C774, C775

CRITICAL CRITICAL CRITICAL CRITICAL

C776, C777, C778, C779

CRITICAL CRITICAL CRITICAL CRITICAL

C780, C781, C782, C783

CRITICAL CRITICAL CRITICAL CRITICAL

C784, C785, C786, C787

CRITICAL CRITICAL CRITICAL CRITICAL

C788, C789, C790, C791

CRITICAL CRITICAL CRITICAL CRITICAL

C792, C793, C794, C795

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1.275	0	0	0
1.95	1.250	0	0	1
1.90	1.225	0	0	1
1.85	1.200	0	1	1
1.80	1.175	0	1	0
1.75	1.150	0	1	0
1.70	1.125	0	1	1
1.65	1.100	0	1	1
1.60	1.075	1	0	0
1.55	1.050	1	0	1
1.50	1.025	1	0	1
1.45	1.000	1	1	1
1.40	0.975	1	1	0
1.35	0.950	1	1	1
1.30	0.925	1	1	0
NO CPU	NO CPU	1	1	1

FOR V-STEP:

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V_B = V

MAX1717 VID CAN TAKE 3.3V TO 5.5V INPUTS

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
V_{REF} = 2.0V WITH A 0.85 SCALE FACTOR, HENCE V_{OFFSET} = 1.7V * (R1/(R1+R2)) AND V_{CORE} = V_{DAC} + V_{OFFSET}.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

1.67GHZ 1.320V -> 0.990V (CPU SPEC: 1.280V -> 0.980V)


CONNECT MAX1717 GND pin 13 to GND at bottom-side FET

Keep trace fat and short!!

PLACE THIS SHORT AT PIN OF 1000uF CAP CLOSEST TO CPU

KEEP TRACE FAT AND SHORT!!

FMAX CONNECTOR



VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6694 B	
SCALE	SHT	OF
NONE	35	45

1.5V/2.5V SWITCHER



CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION
CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER



1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	SHT	OF	
NONE	36	45	

POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10
+ADAPTER_OR_BATT		VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V_RAW		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.6V_BU		VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+4.85V_ESR		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+3V_PMU_ESR		VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MISC HD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TRACKPAD	+5V_MAIN_CONN	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
KB LED	KBLED_ANODE	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	KBLED_RETURN	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
FAN GND	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	GND
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND1
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND2
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND3
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND4
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND5
I/O AREA	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	CHGND6
	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=12	ENET_CTAP_CHGND

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH		
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
		+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
		+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	INTREPID PLLS	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
		REFERENCE	INT MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
		INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
		UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
CARDBUS		+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	ATI M11	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
		+GPU_MEM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
		+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
		+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
		GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10		
+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10			
+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10			
+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+1.8V_GPU_VDD1	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+1.8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10			
+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10			
+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10			
SILICON	PP3V3_SI_PVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_AVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_VCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_PVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_AVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
	PP3V3_SI_VCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0		
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
	LM2594_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6			
+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12			
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12			
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10			
+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8			
+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8			
USB 2.0	FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
	FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
INTREPID SSCG	NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
	+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
	+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
14V SWITCHER	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
LTC3707	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
5V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
3V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
MAX1715	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
2.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=5	MIN_NECK_WIDTH=10
1.5V SWITCHER	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_SKIP	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10	
CONTROL	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=15
	VCORE_GNDNSNS	VOLTAGE=0V	MIN_LINE	

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMDS_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 25 38	FUNC_TEST=YES FW_TP01N 30 38	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES FW_TPI1P 30 38	FUNC_TEST=YES NEC_LEFT_USB_PWREN 25 27
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UF 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES CHARGE_LED_L 31 32	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 25 27
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UF 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES ADAPTER_DET 31 32	FUNC_TEST=YES NEC_RIGHT_USB_PWREN 27 33
FUNC_TEST=YES JTAG_CPU_TMS 5 6	FUNC_TEST=YES DVI_HPD_UF 22	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 25	FUNC_TEST=YES NEC_RIGHT_USB_OVERCURRENT 27 33
FUNC_TEST=YES JTAG_CPU_TDI 5 6	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	FUNC_TEST=YES SUTRO_ALS_OUT 23 25	FUNC_TEST=YES DDDC_EN 19 30 34 35
FUNC_TEST=YES JTAG_CPU_TDO 5	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES BBANG_HRESET_L 6
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	FUNC_TEST=YES BATT_CLK 32	FUNC_TEST=YES KBD_LED1_OUT
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES BATT_DATA 32	FUNC_TEST=YES BATT_NEG 32 39	FUNC_TEST=YES KBD_LED2_OUT
	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES PMU_BATT_DET_L 31 32	FUNC_TEST=YES COMM_TXD_L 14 26
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	FUNC_TEST=YES FANR_BATT_DET_L 31 32	FUNC_TEST=YES COMM_GPIO_L 14 26
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANR_GND 39	FUNC_TEST=YES COMM_DTR_L 14 26
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES FANL_GND 39	FUNC_TEST=YES COMM_RTS_L 14 26
	FUNC_TEST=YES INT_I2C_CLK0 6 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 38	FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES FANL_TACH	FUNC_TEST=YES COMM_RXD 14 26
	FUNC_TEST=YES INT_I2C_DATA0 6 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 38	FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES PMU_KB_RESET_L
	FUNC_TEST=YES INT_I2C_CLK1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES FANR_PWM	FUNC_TEST=YES PWR_BUTTON_L 23 26
	FUNC_TEST=YES INT_I2C_DATA1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES +PBUS 39
	FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
	FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES +24V_PBUS 39
	FUNC_TEST=YES TMDS_DN<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES GPU_VCORE 18 19 39
	FUNC_TEST=YES TMDS_DP<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<31> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_SELPTST 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39
	FUNC_TEST=YES TMDS_DN<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RD_L 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES MOD_BITCLK 14 26
	FUNC_TEST=YES TMDS_DP<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_SYNC 14 26
	FUNC_TEST=YES TMDS_DN<2> 20 22 38	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES SLEEP 23 31 34 36
	FUNC_TEST=YES TMDS_DP<2> 20 22 38	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DN<3> 28 38	FUNC_TEST=YES +5V_DDC_SLEEP 22 39
	FUNC_TEST=YES TMDS_CONN_CLKN 22 38	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES FW_TPOOR 30 39	FUNC_TEST=YES +12_BV_INV 22 39
				FUNC_TEST=YES SND AMP MUTE 26	FUNC_TEST=YES SRCLK_TP 27	FUNC_TEST=YES VCORE_VID1	
				FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES SRMOD_TP 27	FUNC_TEST=YES VCORE_VID2	
					FUNC_TEST=YES TEB_TP 27	FUNC_TEST=YES VCORE_VID3	
					FUNC_TEST=YES TEST_TP 27	FUNC_TEST=YES VCORE_VID4	

FUNCTIONAL TEST POINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. B
	SCALE NONE	SHT 40	OF 45

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO R7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 81 (S884 SYMBOL)
- 5) ADDED CPU_AVDD_LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT_GP100 FROM OC_FSEL
- 8) CHANGED JTAG_ASIC_TDO TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM
- 14) CHANGED CPU_TEMP_DP TO CPU_THERM_DP
- 15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP
- 16) CHANGED GPU_THERM_DP_TP TO GPU_THERM_DP_TP
- 17) CHANGED GPU_THERM_DP_TP TO GPU_THERM_DP_TP
- 18) CHANGED GPU_THERM_DP_TP TO GPU_THERM_DP_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPELL_SDNV_POL_BOOT_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECTING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP_STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **
2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129M AND 64M A16 W11'S
- 28) CHANGED TMSD SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS_OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMSD TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU_PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU_PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10) ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM_I2C_BUS
- 15) MMM_I2C_BUS LINK TO INTREPID:INT_I2C_CLK1 AND INT_I2C_DATA1
- 16) CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17) CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L & MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO_STUFF), R847 (10K OHM; NO_STUFF), R848 (10K OHM; NO_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM),
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21_PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28) J21_PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29) J21_PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (208, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8*3.8*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59_PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO_STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 20%, 0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG(MMM_PIC_AN2_PD, MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

REVISION HISTORY (1 OF 1)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	B
SCALE	NONE	SHT	41 OF 45

	8	7	6	5	4	3	2	1
	<p>*** Part Cross-Reference for the entire design ***</p> <p>B81 PCB_STANDOFF 4</p> <p>C1 CAP 21</p> <p>C2 CAP 35</p> <p>C3 CAP 35</p> <p>C4 CAP 35</p> <p>C5 CAP 35</p> <p>C6 CAP 35</p> <p>C7 CAP 35</p> <p>C8 CAP 5</p> <p>C9 CAP 16</p> <p>C10 CAP 16</p> <p>C11 CAP 18</p> <p>C12 CAP 16</p> <p>C13 CAP 35</p> <p>C14 CAP 23</p> <p>C15 CAP 16</p> <p>C16 CAP 16</p> <p>C17 CAP 16</p> <p>C18 CAP 19</p> <p>C19 CAP 16</p> <p>C20 CAP 16</p> <p>C21 CAP 16</p> <p>C22 CAP 16</p> <p>C23 CAP 16</p> <p>C24 CAP 5</p> <p>C25 CAP 16</p> <p>C26 CAP 16</p> <p>C27 CAP 16</p> <p>C28 CAP 16</p> <p>C29 CAP 16</p> <p>C30 CAP 14</p> <p>C31 CAP 16</p> <p>C32 CAP 14</p> <p>C33 CAP 5</p> <p>C34 CAP 16</p> <p>C35 CAP 16</p> <p>C36 CAP 16</p> <p>C37 CAP 18</p> <p>C38 CAP 5</p> <p>C39 CAP 5</p> <p>C40 CAP 5</p> <p>C41 CAP 5</p> <p>C42 CAP 16</p> <p>C43 CAP 16</p> <p>C44 CAP 16</p> <p>C45 CAP 5</p> <p>C46 CAP 5</p> <p>C47 CAP 5</p> <p>C48 CAP 16</p> <p>C49 CAP 16</p> <p>C50 CAP 16</p> <p>C51 CAP 16</p> <p>C52 CAP 16</p> <p>C53 CAP 16</p> <p>C54 CAP 16</p> <p>C55 CAP 16</p> <p>C56 CAP 16</p> <p>C57 CAP 16</p> <p>C58 CAP 16</p> <p>C59 CAP 16</p> <p>C60 CAP 16</p> <p>C61 CAP 16</p> <p>C62 CAP 16</p> <p>C63 CAP 18</p> <p>C64 CAP 18</p> <p>C65 CAP 18</p> <p>C66 CAP 18</p> <p>C67 CAP 18</p> <p>C68 CAP 18</p> <p>C69 CAP 18</p> <p>C70 CAP 18</p> <p>C71 CAP 18</p> <p>C72 CAP 5</p> <p>C73 CAP 5</p> <p>C74 CAP 16</p> <p>C75 CAP 16</p> <p>C76 CAP 16</p> <p>C77 CAP 16</p> <p>C78 CAP 16</p> <p>C79 CAP 23</p> <p>C80 CAP 23</p> <p>C81 CAP 26</p> <p>C82 CAP 26</p> <p>C83 CAP 12</p> <p>C84 CAP 19</p> <p>C85 CAP 19</p> <p>C86 CAP 19</p> <p>C87 CAP 26</p> <p>C88 CAP 26</p> <p>C89 CAP 5</p> <p>C90 CAP 5</p> <p>C91 CAP 5</p> <p>C92 CAP 5</p> <p>C93 CAP 16</p> <p>C94 CAP 16</p> <p>C95 CAP 16</p> <p>C96 CAP 16</p> <p>C97 CAP 16</p> <p>C98 CAP 16</p> <p>C99 CAP 16</p> <p>C100 CAP 16</p> <p>C101 CAP 20</p> <p>C102 CAP 5</p> <p>C103 CAP 5</p> <p>C104 CAP 5</p> <p>C105 CAP 5</p> <p>C106 CAP 5</p> <p>C107 CAP 5</p> <p>C108 CAP 16</p> <p>C109 CAP 16</p> <p>C110 CAP 5</p> <p>C111 CAP 5</p> <p>C112 CAP 5</p> <p>C113 CAP 5</p> <p>C114 CAP 5</p> <p>C115 CAP 35</p> <p>C116 CAP 35</p> <p>C117 CAP 35</p> <p>C118 CAP 16</p> <p>C119 CAP 16</p> <p>C120 CAP 16</p> <p>C121 CAP 16</p> <p>C122 CAP 16</p> <p>C123 CAP 16</p> <p>C124 CAP 16</p> <p>C125 CAP 16</p> <p>C126 CAP 16</p> <p>C127 CAP 16</p> <p>C128 CAP 16</p> <p>C129 CAP 20</p> <p>C130 CAP 20</p> <p>C131 CAP 20</p> <p>C132 CAP 20</p> <p>C133 CAP 20</p> <p>C134 CAP 26</p> <p>C135 CAP 26</p> <p>C136 CAP 26</p> <p>C137 CAP 5</p> <p>C138 CAP 5</p> <p>C139 CAP 5</p> <p>C140 CAP 14</p> <p>C141 CAP 16</p> <p>C142 CAP 16</p> <p>C143 CAP 16</p> <p>C144 CAP 16</p> <p>C145 CAP 16</p> <p>C146 CAP 16</p> <p>C147 CAP 16</p> <p>C148 CAP 16</p> <p>C149 CAP 5</p> <p>C150 CAP 5</p> <p>C151 CAP 5</p> <p>C152 CAP 5</p> <p>C153 CAP 16</p> <p>C154 CAP 16</p> <p>C155 CAP 16</p> <p>C156 CAP 16</p> <p>C157 CAP 21</p> <p>C158 CAP 12</p> <p>C159 CAP 12</p> <p>C160 CAP 12</p> <p>C161 CAP 12</p> <p>C162 CAP 12</p> <p>C163 CAP 12</p> <p>C164 CAP 12</p> <p>C165 CAP 20</p>	<p>C166 CAP 19</p> <p>C167 CAP 19</p> <p>C168 CAP 5</p> <p>C169 CAP 5</p> <p>C170 CAP 5</p> <p>C171 CAP 16</p> <p>C172 CAP 16</p> <p>C173 CAP 16</p> <p>C174 CAP 16</p> <p>C175 CAP 16</p> <p>C176 CAP 16</p> <p>C177 CAP 16</p> <p>C178 CAP 16</p> <p>C179 CAP 16</p> <p>C180 CAP 16</p> <p>C181 CAP 16</p> <p>C182 CAP 14</p> <p>C183 CAP 16</p> <p>C184 CAP 16</p> <p>C185 CAP 16</p> <p>C186 CAP 19</p> <p>C187 CAP 19</p> <p>C188 CAP 5</p> <p>C189 CAP 5</p> <p>C190 CAP 5</p> <p>C191 CAP 5</p> <p>C192 CAP 5</p> <p>C193 CAP 5</p> <p>C194 CAP 5</p> <p>C195 CAP 5</p> <p>C196 CAP 5</p> <p>C197 CAP 5</p> <p>C198 CAP 5</p> <p>C199 CAP 5</p> <p>C200 CAP 5</p> <p>C201 CAP 5</p> <p>C202 CAP 5</p> <p>C203 CAP 5</p> <p>C204 CAP 5</p> <p>C205 CAP 16</p> <p>C206 CAP 16</p> <p>C207 CAP 16</p> <p>C208 CAP 16</p> <p>C209 CAP 16</p> <p>C210 CAP 16</p> <p>C211 CAP 16</p> <p>C212 CAP 16</p> <p>C213 CAP 16</p> <p>C214 CAP 16</p> <p>C215 CAP 16</p> <p>C216 CAP 16</p> <p>C217 CAP 16</p> <p>C218 CAP 20</p> <p>C219 CAP 20</p> <p>C220 CAP 20</p> <p>C221 CAP 19</p> <p>C222 CAP 16</p> <p>C223 CAP 5</p> <p>C224 CAP 5</p> <p>C225 CAP 16</p> <p>C226 CAP 16</p> <p>C227 CAP 16</p> <p>C228 CAP 16</p> <p>C229 CAP 16</p> <p>C230 CAP 16</p> <p>C231 CAP 16</p> <p>C232 CAP 19</p> <p>C233 CAP 16</p> <p>C234 CAP 35</p> <p>C235 CAP 36</p> <p>C236 CAP 16</p> <p>C237 CAP 16</p> <p>C238 CAP 16</p> <p>C239 CAP 16</p> <p>C240 CAP 16</p> <p>C241 CAP 16</p> <p>C242 CAP 16</p> <p>C243 CAP 16</p> <p>C244 CAP 16</p> <p>C245 CAP 16</p> <p>C246 CAP 16</p> <p>C247 CAP 12</p> <p>C248 CAP 23</p> <p>C249 CAP 16</p> <p>C250 CAP 16</p> <p>C251 CAP 16</p> <p>C252 CAP 19</p> <p>C253 CAP 19</p> <p>C254 CAP 16</p> <p>C255 CAP 20</p> <p>C256 CAP 19</p> <p>C257 CAP 20</p> <p>C258 CAP 19</p> <p>C259 CAP 16</p> <p>C260 CAP 16</p> <p>C261 CAP 16</p> <p>C262 CAP 16</p> <p>C263 CAP 16</p> <p>C264 CAP 16</p> <p>C265 CAP 16</p> <p>C266 CAP 16</p> <p>C267 CAP 16</p> <p>C268 CAP 16</p> <p>C269 CAP 16</p> <p>C270 CAP 16</p> <p>C271 CAP 16</p> <p>C272 CAP 5</p> <p>C273 CAP 5</p> <p>C274 CAP 16</p> <p>C275 CAP 16</p> <p>C276 CAP 16</p> <p>C277 CAP 16</p> <p>C278 CAP 16</p> <p>C279 CAP 16</p> <p>C280 CAP 23</p> <p>C281 CAP 23</p> <p>C282 CAP 16</p> <p>C283 CAP 12</p> <p>C284 CAP 19</p> <p>C285 CAP 19</p> <p>C286 CAP 19</p> <p>C287 CAP 26</p> <p>C288 CAP 26</p> <p>C289 CAP 5</p> <p>C290 CAP 5</p> <p>C291 CAP 5</p> <p>C292 CAP 5</p> <p>C293 CAP 16</p> <p>C294 CAP 16</p> <p>C295 CAP 16</p> <p>C296 CAP 16</p> <p>C297 CAP 16</p> <p>C298 CAP 16</p> <p>C299 CAP 19</p> <p>C300 CAP 19</p> <p>C301 CAP 19</p> <p>C302 CAP 19</p> <p>C303 CAP 26</p> <p>C304 CAP 21</p> <p>C305 CAP 21</p> <p>C306 CAP 19</p> <p>C307 CAP 8</p> <p>C308 CAP 16</p> <p>C309 CAP 16</p> <p>C310 CAP 16</p> <p>C311 CAP 19</p> <p>C312 CAP 16</p> <p>C313 CAP 16</p> <p>C314 CAP 16</p> <p>C315 CAP 16</p> <p>C316 CAP 16</p> <p>C317 CAP 16</p> <p>C318 CAP 16</p> <p>C319 CAP 16</p> <p>C320 CAP 16</p> <p>C321 CAP 16</p> <p>C322 CAP 16</p> <p>C323 CAP 16</p> <p>C324 CAP 16</p> <p>C325 CAP 16</p> <p>C326 CAP 16</p> <p>C327 CAP 21</p> <p>C328 CAP 19</p> <p>C329 CAP 19</p> <p>C330 CAP 19</p> <p>C331 CAP 19</p> <p>C332 CAP 19</p> <p>C333 CAP 19</p> <p>C334 CAP 19</p> <p>C335 CAP 19</p>	<p>C336 CAP 16</p> <p>C337 CAP 16</p> <p>C338 CAP 19</p> <p>C339 CAP 21</p> <p>C340 CAP 5</p> <p>C341 CAP 5</p> <p>C342 CAP 5</p> <p>C343 CAP 5</p> <p>C344 CAP 5</p> <p>C345 CAP 5</p> <p>C346 CAP 5</p> <p>C347 CAP 5</p> <p>C348 CAP 16</p> <p>C349 CAP 16</p> <p>C350 CAP 16</p> <p>C351 CAP 16</p> <p>C352 CAP 16</p> <p>C353 CAP 16</p> <p>C354 CAP 16</p> <p>C355 CAP 16</p> <p>C356 CAP 16</p> <p>C357 CAP 16</p> <p>C358 CAP 16</p> <p>C359 CAP 16</p> <p>C360 CAP 21</p> <p>C361 CAP 21</p> <p>C362 CAP 21</p> <p>C363 CAP 21</p> <p>C364 CAP 21</p> <p>C365 CAP 21</p> <p>C366 CAP 21</p> <p>C367 CAP 21</p> <p>C368 CAP 21</p> <p>C369 CAP 21</p> <p>C370 CAP 21</p> <p>C371 CAP 21</p> <p>C372 CAP 21</p> <p>C373 CAP 21</p> <p>C374 CAP 21</p> <p>C375 CAP 21</p> <p>C376 CAP 16</p> <p>C377 CAP 16</p> <p>C378 CAP 16</p> <p>C379 CAP 21</p> <p>C380 CAP 21</p> <p>C381 CAP 21</p> <p>C382 CAP 21</p> <p>C383 CAP 21</p> <p>C384 CAP 21</p> <p>C385 CAP 21</p> <p>C386 CAP 21</p> <p>C387 CAP 21</p> <p>C388 CAP 21</p> <p>C389 CAP 21</p> <p>C390 CAP 21</p> <p>C391 CAP 21</p> <p>C392 CAP 21</p> <p>C393 CAP 21</p> <p>C394 CAP 16</p> <p>C395 CAP 16</p> <p>C396 CAP 16</p> <p>C397 CAP 16</p> <p>C398 CAP 16</p> <p>C399 CAP 16</p> <p>C400 CAP 16</p> <p>C401 CAP 16</p> <p>C402 CAP 16</p> <p>C403 CAP 16</p> <p>C404 CAP 16</p> <p>C405 CAP 16</p> <p>C406 CAP 16</p> <p>C407 CAP 16</p> <p>C408 CAP 21</p> <p>C409 CAP 21</p> <p>C410 CAP 21</p> <p>C411 CAP 21</p> <p>C412 CAP 21</p> <p>C413 CAP 9</p> <p>C414 CAP 21</p> <p>C415 CAP 21</p> <p>C416 CAP 21</p> <p>C417 CAP 16</p> <p>C418 CAP 16</p> <p>C419 CAP 14</p> <p>C420 CAP 21</p> <p>C421 CAP 21</p> <p>C422 CAP 16</p> <p>C423 CAP 16</p> <p>C424 CAP 14</p> <p>C425 CAP 20</p> <p>C426 CAP 21</p> <p>C427 CAP_P 35</p> <p>C428 CAP 21</p> <p>C429 CAP 21</p> <p>C430 CAP_P 35</p> <p>C431 CAP_P 35</p> <p>C432 CAP_P 35</p> <p>C433 CAP 14</p> <p>C434 CAP 21</p> <p>C435 CAP 21</p> <p>C436 CAP 21</p> <p>C437 CAP 21</p> <p>C438 CAP 21</p> <p>C439 CAP 35</p> <p>C440 CAP 22</p> <p>C441 CAP_P 35</p> <p>C442 CAP 35</p> <p>C443 CAP_P 35</p> <p>C444 CAP_P 35</p> <p>C445 CAP 35</p> <p>C446 CAP 21</p> <p>C447 CAP 21</p> <p>C448 CAP 19</p> <p>C449 CAP 22</p> <p>C450 CAP 21</p> <p>C451 CAP 9</p> <p>C452 CAP 22</p> <p>C453 CAP 28</p> <p>C454 CAP 28</p> <p>C455 CAP 34</p> <p>C456 CAP 34</p> <p>C457 CAP 28</p> <p>C458 CAP 32</p> <p>C459 CAP 35</p> <p>C460 CAP 9</p> <p>C461 CAP 33</p> <p>C462 CAP 33</p> <p>C463 CAP 33</p> <p>C464 CAP 28</p> <p>C465 CAP 28</p> <p>C466 CAP 28</p> <p>C467 CAP 17</p> <p>C468 CAP 28</p> <p>C469 CAP 26</p> <p>C470 CAP 9</p> <p>C471 CAP 28</p> <p>C472 CAP 28</p> <p>C473 CAP 19</p> <p>C474 CAP 28</p> <p>C475 CAP 28</p> <p>C476 CAP 28</p> <p>C477 CAP 28</p> <p>C478 CAP 26</p> <p>C479 CAP 9</p> <p>C480 CAP 16</p> <p>C481 CAP 11</p> <p>C482 CAP 16</p> <p>C483 CAP 11</p> <p>C484 CAP 22</p> <p>C485 CAP 33</p> <p>C486 CAP 28</p> <p>C487 CAP 28</p> <p>C488 CAP 28</p> <p>C489 CAP 19</p> <p>C490 CAP 16</p> <p>C491 CAP 16</p> <p>C492 CAP 16</p> <p>C493 CAP 16</p> <p>C494 CAP 16</p> <p>C495 CAP 33</p> <p>C496 CAP 28</p> <p>C497 CAP 35</p> <p>C498 CAP 35</p> <p>C499 CAP 36</p> <p>C500 CAP 21</p> <p>C501 CAP 28</p>	<p>C502 CAP 28</p> <p>C503 CAP 28</p> <p>C504 CAP 28</p> <p>C505 CAP 28</p> <p>C506 CAP 28</p> <p>C507 CAP 35</p> <p>C508 CAP 35</p> <p>C509 CAP 33</p> <p>C510 CAP 33</p> <p>C511 CAP 35</p> <p>C512 CAP 35</p> <p>C513 CAP 26</p> <p>C514 CAP 35</p> <p>C515 CAP 19</p> <p>C516 CAP 34</p> <p>C517 CAP 16</p> <p>C518 CAP 35</p> <p>C519 CAP 35</p> <p>C520 CAP 28</p> <p>C521 CAP 35</p> <p>C522 CAP 11</p> <p>C523 CAP 11</p> <p>C524 CAP 11</p> <p>C525 CAP 11</p> <p>C526 CAP 11</p> <p>C527 CAP 11</p> <p>C528 CAP 30</p> <p>C529 CAP 35</p> <p>C530 CAP 21</p> <p>C531 CAP 36</p> <p>C532 CAP 21</p> <p>C533 CAP 34</p> <p>C534 CAP 34</p> <p>C535 CAP 33</p> <p>C536 CAP 33</p> <p>C537 CAP 16</p> <p>C538 CAP 16</p> <p>C539 CAP 29</p> <p>C540 CAP 29</p> <p>C541 CAP 29</p> <p>C542 CAP 11</p> <p>C543 CAP 16</p> <p>C544 CAP 36</p> <p>C545 CAP 34</p> <p>C546 CAP 19</p> <p>C547 CAP 32</p> <p>C548 CAP 11</p> <p>C549 CAP 21</p> <p>C550 CAP 21</p> <p>C551 CAP 11</p> <p>C552 CAP 16</p> <p>C553 CAP 11</p> <p>C554 CAP 33</p> <p>C555 CAP 19</p> <p>C556 CAP 30</p> <p>C557 CAP 32</p> <p>C558 CAP 36</p> <p>C559 CAP 36</p> <p>C560 CAP 34</p> <p>C561 CAP 39</p> <p>C562 CAP 32</p> <p>C563 CAP 32</p> <p>C564 CAP 32</p> <p>C565 CAP 32</p> <p>C566 CAP 32</p> <p>C567 CAP 32</p> <p>C568 CAP 32</p> <p>C569 CAP 32</p> <p>C570 CAP 32</p> <p>C571 CAP 29</p> <p>C572 CAP 10</p> <p>C573 CAP 11</p> <p>C574 CAP 10</p> <p>C575 CAP 16</p> <p>C576 CAP 34</p> <p>C577 CAP 29</p> <p>C578 CAP 16</p> <p>C579 CAP 32</p> <p>C580 CAP 36</p> <p>C581 CAP 36</p> <p>C582 CAP 36</p> <p>C583 CAP 36</p> <p>C584 CAP 36</p> <p>C585 CAP 36</p> <p>C586 CAP 36</p> <p>C587 CAP 36</p> <p>C588 CAP 36</p> <p>C589 CAP 36</p> <p>C590 CAP 36</p> <p>C591 CAP 36</p> <p>C592 CAP 36</p> <p>C593 CAP 36</p> <p>C594 CAP 36</p> <p>C595 CAP 36</p> <p>C596 CAP 36</p> <p>C597 CAP 36</p> <p>C598 CAP 36</p> <p>C599 CAP 36</p> <p>C600 CAP 36</p> <p>C601 CAP 36</p> <p>C602 CAP 36</p> <p>C603 CAP 36</p> <p>C604 CAP 36</p> <p>C605 CAP 36</p> <p>C606 CAP 36</p> <p>C607 CAP 36</p> <p>C608 CAP 36</p> <p>C609 CAP 36</p> <p>C610 CAP 36</p> <p>C611 CAP 36</p> <p>C612 CAP 36</p> <p>C613 CAP 36</p> <p>C614 CAP 36</p> <p>C615 CAP 36</p> <p>C616 CAP 36</p> <p>C617 CAP 36</p> <p>C618 CAP 36</p> <p>C619 CAP 36</p> <p>C620 CAP 36</p> <p>C621 CAP 36</p> <p>C622 CAP 36</p> <p>C623 CAP 36</p> <p>C624 CAP 36</p> <p>C625 CAP 36</p> <p>C626 CAP 36</p> <p>C627 CAP 36</p> <p>C628 CAP 36</p> <p>C629 CAP 36</p> <p>C630 CAP 36</p> <p>C631 CAP 36</p> <p>C632 CAP 36</p> <p>C633 CAP 36</p> <p>C634 CAP 36</p> <p>C635 CAP 36</p> <p>C636 CAP 36</p> <p>C637 CAP 36</p> <p>C638 CAP 36</p> <p>C639 CAP 36</p> <p>C640 CAP 36</p> <p>C641 CAP 36</p> <p>C642 CAP 36</p> <p>C643 CAP 36</p> <p>C644 CAP 36</p> <p>C645 CAP 36</p> <p>C646 CAP 36</p> <p>C647 CAP 36</p> <p>C648 CAP 36</p> <p>C649 CAP 36</p> <p>C650 CAP 36</p> <p>C651 CAP 36</p> <p>C652 CAP 36</p> <p>C653 CAP 36</p> <p>C654 CAP 36</p> <p>C655 CAP 36</p> <p>C656 CAP 36</p> <p>C657 CAP 36</p> <p>C658 CAP 36</p> <p>C659 CAP 36</p> <p>C660 CAP 36</p> <p>C661 CAP 36</p> <p>C662 CAP 36</p> <p>C663 CAP 36</p> <p>C664 CAP 36</p> <p>C665 CAP 36</p> <p>C666 CAP 36</p> <p>C667 CAP 36</p> <p>C668 CAP 36</p> <p>C669 CAP 36</p>	<p>C670 CAP 23</p> <p>C671 CAP 21</p> <p>C672 CAP 21</p> <p>C673 CAP 21</p> <p>C674 CAP 21</p> <p>C675 CAP 21</p> <p>C676 CAP 21</p> <p>C677 CAP 26</p> <p>C678 CAP 26</p> <p>C679 CAP 35</p> <p>C680 CAP 35</p> <p>C681 CAP 26</p> <p>C682 CAP 35</p> <p>C683 CAP 36</p> <p>C684 CAP 36</p> <p>C685 CAP 36</p> <p>C686 CAP 36</p> <p>C687 CAP 14</p> <p>C688 CAP 26</p> <p>C689 CAP 35</p> <p>C690 CAP 26</p> <p>C691 CAP 14</p> <p>C692 CAP 14</p> <p>C693 CAP 14</p> <p>C694 CAP_P 34</p> <p>C695 CAP 35</p> <p>C696 CAP 22</p> <p>C697 CAP 35</p> <p>C698 CAP 35</p> <p>C699 CAP 35</p> <p>C700 CAP 35</p> <p>C701 CAP 21</p> <p>C702 CAP 22</p> <p>C703 CAP 22</p> <p>C704 CAP 21</p> <p>C705 CAP 21</p> <p>C706 CAP 22</p> <p>C707 CAP 22</p> <p>C708 CAP 22</p> <p>C709 CAP 22</p> <p>C710 CAP 22</p> <p>C711 CAP 22</p> <p>C712 CAP 22</p> <p>C713 CAP 22</p> <p>C714 CAP 22</p> <p>C715 CAP 22</p> <p>C716 CAP 22</p> <p>C717 CAP 22</p> <p>C718 CAP 22</p> <p>C719 CAP_P 19</p> <p>C720 CAP_P 19</p> <p>C721 CAP_P 19</p> <p>C722 CAP 21</p> <p>C723 CAP 21</p> <p>C724 CAP 22</p> <p>C725 CAP 21</p> <p>C726 CAP 34</p> <p>C727 CAP 10</p> <p>C728 CAP_P 35</p> <p>C729 CAP_P 35</p> <p>C730 CAP_P 35</p> <p>C731 CAP_P 35</p> <p>C732 CAP 32</p> <p>C733 CAP_P 35</p> <p>C734 CAP 39</p> <p>C735 CAP 10</p> <p>C736 CAP 33</p> <p>C737 CAP 16</p> <p>C738 CAP 29</p> <p>C739 CAP 22</p> <p>C740 CAP 10</p> <p>C741 CAP 10</p> <p>C742 CAP 10</p> <p>C743 CAP 16</p> <p>C744 CAP 32</p> <p>C745 CAP_P 36</p> <p>C746 CAP 16</p> <p>C747 CAP 10</p> <p>C748 CAP 10</p> <p>C749 CAP 21</p> <p>C750 CAP_P 33</p> <p>C751 CAP_P 33</p> <p>C752 CAP 33</p> <p>C753 CAP 10</p> <p>C754 CAP 28</p> <p>C755 CAP 14</p> <p>C756 CAP_P 34</p> <p>C757 CAP 32</p> <p>C758 CAP 34</p> <p>C759 CAP 34</p> <p>C760 CAP 34</p> <p>C761 CAP 21</p> <p>C762 CAP 19</p> <p>C763 CAP 34</p> <p>C764 CAP 35</p> <p>C765 CAP_P 33</p> <p>C766 CAP 35</p> <p>C767 CAP 26</p> <p>C768 CAP 35</p> <p>C769 CAP 11</p> <p>C770 CAP 34</p> <p>C771 CAP 32</p> <p>C772 CAP 32</p> <p>C773 CAP 32</p> <p>C774 CAP 30</p> <p>C775 CAP 35</p> <p>C776 CAP 17</p> <p>C777 CAP 29</p> <p>C778 CAP 24</p> <p>C779 CAP 34</p> <p>C780 CAP_P 36</p> <p>C781 CAP 33</p> <p>C782 CAP_P 36</p> <p>C783 CAP 17</p> <p>C784 CAP 30</p> <p>C785 CAP 34</p> <p>C786 CAP 34</p> <p>C787 CAP 30</p> <p>C788 CAP_P 36</p> <p>C789 CAP 17</p> <p>C790 CAP 17</p> <p>C791 CAP 17</p> <p>C792 CAP 30</p> <p>C793 CAP_P 33</p> <p>C794 CAP_P 33</p> <p>C795 CAP 17</p> <p>C796 CAP 17</p> <p>C797 CAP 17</p> <p>C798 CAP 17</p> <p>C799 CAP 30</p> <p>C800 CAP 33</p> <p>C801 CAP 32</p> <p>C802 CAP 32</p> <p>C803 CAP 32</p> <p>C804 CAP 32</p> <p>C805 CAP 30</p> <p>C806 CAP 34</p> <p>C807 CAP 28</p> <p>C808 CAP 29</p> <p>C809 CAP 36</p> <p>C810 CAP 29</p> <p>C811 CAP 34</p> <p>C812 CAP 20</p> <p>C813 CAP 29</p> <p>C814 CAP 23</p> <p>C815 CAP 23</p> <p>C816 CAP 16</p> <p>C817 CAP 32</p> <p>C818 CAP_P 29</p> <p>C819 CAP_P 19</p> <p>C820 CAP_P 33</p> <p>C821 CAP_P 33</p> <p>C822 CAP 22</p> <p>C823 CAP_P 34</p> <p>C824 CAP 20</p> <p>C825 CAP_P 34</p> <p>C826 CAP 34</p> <p>C827 CAP 31</p> <p>C828 CAP 31</p> <p>C829 CAP 31</p> <p>C830 CAP 27</p> <p>C831 CAP 31</p> <p>C832 CAP 31</p> <p>C833 CAP 27</p> <p>C834 CAP 27</p> <p>C835 CAP 27</p> <p>C836 CAP 27</p> <p>C837 CAP 27</p>	<p>C838 CAP 27</p> <p>C839 CAP 27</p> <p>C840 CAP 27</p> <p>C841 CAP 27</p> <p>C842 CAP 27</p> <p>C843 CAP 27</p> <p>C844 CAP 27</p> <p>C845 CAP 27</p> <p>C846 CAP 26</p> <p>C847 CAP 35</p> <p>C848 CAP 21</p> <p>C849 CAP 21</p> <p>C850 CAP 21</p> <p>C851 CAP 21</p> <p>C852 CAP 21</p> <p>C853 CAP 21</p> <p>C854 CAP 21</p> <p>C855 CAP 21</p> <p>C856 CAP 21</p> <p>C857 CAP 21</p> <p>C858 CAP 21</p> <p>C859 CAP 21</p> <p>C860 CAP 21</p> <p>C861 CAP 21</p> <p>C862 CAP 21</p> <p>C863 CAP 21</p> <p>C864 CAP 21</p> <p>C865 CAP 21</p> <p>C866 CAP 21</p> <p>C867 CAP 21</p> <p>C868 CAP 21</p> <p>C869 CAP 21</p> <p>C870 CAP 21</p> <p>C871 CAP 21</p> <p>C872 CAP 21</p> <p>C873 CAP 21</p> <p>C874 CAP 21</p> <p>C875 CAP 21</p> <p>C876 CAP 21</p> <p>C877 CAP 21</p> <p>C878 CAP 21</p> <p>C879 CAP 21</p> <p>C880 CAP 21</p> <p>C881 CAP 21</p> <p>C882 CAP 19</p> <p>C883 CAP 22</p> <p>C884 CAP_P 35</p> <p>C885 CAP_P 35</p> <p>C886 CAP 36</p> <p>C887 CAP 36</p> <p>C888 CAP 36</p> <p>C889 CAP 36</p> <p>C890 CAP 36</p> <p>C891 CAP 36</p> <p>C892 CAP 36</p> <p>C893 CAP 36</p> <p>C894 CAP 36</p> <p>C895 CAP 26</p> <p>C896 CAP 26</p> <p>C897 CAP 26</p> <p>C898 CAP 26</p> <p>C899 CAP 26</p> <p>C900 CAP 26</p> <p>C901 CAP 26</p> <p>C902 CAP 26</p> <p>C903 CAP 26</p> <p>C904 CAP 26</p> <p>C905 CAP 26</p> <p>C906 CAP 26</p> <p>C907 CAP 26</p> <p>C908 CAP 26</p> <p>C909 CAP 26</p> <p>C910 CAP 26</p> <p>C911 CAP 26</p> <p>C912 CAP 21</p> <p>C913 CAP 19</p> <p>C914 CAP 24</p> <p>C915 CAP 24</p> <p>C916 CAP 24</p> <p>C917 CAP 24</p> <p>C918 CAP 24</p> <p>C919 CAP 24</p> <p>C920 CAP 24</p> <p>C921 CAP 24</p> <p>C922 CAP 24</p> <p>C923 CAP 24</p> <p>C924 CAP 24</p> <p>C925 CAP 24</p> <p>C926 CAP 24</p> <p>C927 CAP 24</p> <p>C928 CAP 24</p> <p>C929 CAP 24</p> <p>C930 CAP 24</p> <p>C931 CAP 24</p> <p>C932 CAP 24</p> <p>C933 CAP 24</p> <p>C934 CAP 24</p> <p>C935 CAP 24</p> <p>C936 CAP 24</p> <p>C937 CAP 24</p> <p>C938 CAP 6</p> <p>C939 CAP 20</p> <p>C940 CAP 20</p> <p>C941 CAP 20</p> <p>C942 CAP 20</p> <p>C943 CAP 20</p> <p>C944 CAP 20</p> <p>C945 CAP 5</p> <p>C946 CAP 20</p> <p>C947 CAP 20</p> <p>C948 CAP 20</p> <p>C949 CAP 20</p> <p>C950 CAP 20</</p>		

