

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
G		396923	PRODUCTION RELEASED	08/26/05	?


PAGE	CONTENTS	PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS	22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
2	SYSTEM BLOCK DIAGRAM	23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
3	POWER BLOCK DIAGRAM	24	MMM, BATTERY CURRENT SENSE
4	PCB NOTES AND HOLES	25	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
5	MPC7450 MAXBUS INTERFACE	26	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
6	MPC7450 DATA	27	USB 2.0
7	CPU PLL AND CONFIGURATION STRAPS	28	MARVELL GIGABIT ETHERNET PHY
8	INTREPID MAXBUS AND BOOT STRAPS	29	FIREWIRE A/B PHY
9	INTREPID MEMORY INTERFACE / BOOT ROM	30	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
10	DDR MEMORY MUXES	31	PMU (POWER MANAGEMENT UNIT)
11	200PIN DDR MEMORY SODIMM CONNECTORS	32	BATTERY CHARGER AND CONNECTOR
12	INTREPID AGP 4X/PCI	33	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
13	INTREPID ENET/FW/UATA/EIDE INTERFACES	34	3.3V / 5V SYSTEM POWER SUPPLIES
14	INTREPID GPIO/SERIAL/USB INTERFACES/SSCG	35	CPU CORE VOLTAGE POWER SUPPLY
15	INTREPID POWER RAILS	36	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
16	INTREPID DECOUPLING	37	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
17	CARDBUS CONTROLLER (PCI1510)	38	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
18	M11 AGP & CLOCKS	39	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
19	M11 LVDS/TMDS/VGA/GPIO & GPU VCORE	40	FUNCTIONAL TEST POINTS
20	SIL178 DUAL TMDS TRANSMITTER	41	REVISION HISTORY (1 OF 1)
21	M11 ANALOG, POWER, GND	42-45	SCHEMATIC CREF AND NETLIST REPORTS


## SCHEM,MLB,PB17"

08/25/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG		✓
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	✓	
INT_TMDS		✓
MMM	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM,MLB,PB17	SCH1	
820-1688	1	PCBF,MLB,PB17	PCB1	
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:U3Y	LABEL_R15

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	<b>NOTICE OF PROPRIETARY PROPERTY</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		<b>SCHEM,MLB,PB17"</b> DRAWING NUMBER <b>051-6694</b> REV. <b>G</b>	
		SIZE D		SHT 1 OF 45	




**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT		OF
NONE	2		45

# POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT OF		
NONE	3 OF		45

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 12  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.



## BOARD STACK-UP AND CONSTRUCTION

Layer	Material	Thickness	Notes
1	SIGNAL	1/3 OZ + COPPER PLATING	20R10 TH VIA OR VIA IN PAD
2	PREPREG	3MIL	GROUND (1/2 OZ)
3	LAMINATE	4MIL	SIGNAL (1/2 OZ)
4	PREPREG	3MIL	SIGNAL (1/2 OZ)
5	LAMINATE	4MIL	GROUND (1/2 OZ)
6	PREPREG	2MIL	CUT POWER PLANE (1 OZ)
7	LAMINATE	3MIL	CUT POWER PLANE (1 OZ)
8	PREPREG	2MIL	GROUND (1/2 OZ)
9	LAMINATE	4MIL	SIGNAL (1/2 OZ)
10	PREPREG	3MIL	SIGNAL (1/2 OZ)
11	LAMINATE	4MIL	GROUND (1/2 OZ)
12	PREPREG	3MIL	SIGNAL (1/3 OZ + COPPER PLATING)

## GROUND VIAS




## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	051-6694	REV.	G
	SCALE	NONE	SHT	4	OF	45










PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33782955	1	IC,A7PM,1.67GHZ,1.28V,25W,R1.2.3	U43	CRITICAL	CPU_VCORE128_R123
33783094	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.2.3	U43	CRITICAL	CPU_VCORE13_R123
33783131	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.4	U43	CRITICAL	CPU_VCORE13_R14
33783216	1	IC,A7PM,1.67GHZ,1.3V,25W,R1.5	U43	CRITICAL	CPU_VCORE13_R15

OMIT  
**U43**  
 1.50GHZ-1.28V  
 APOLL7 PM-R1.1  
 BGA  
 (1 OF 3)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11489764	1	RES,97.6KOHM,1%,1/16W,0402	R283	VCORE13


**MPC7447 MAXBUS**  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-6694</b>	REV. <b>G</b>
	SCALE NONE	SHEET <b>5</b>	OF <b>45</b>



UNSTUFFING RA AND STUFFING RB WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1660	1	MCU, PROGRAMMED W/ BANGER	U61	BBANG
341S1661	1	I2C EEPROM, PROGRAMMED W/ BANGER	U32	BBANG



**MPC7447/BBANG**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	G
SCALE	SHT	OF
NONE	6	45


CPU PLL CONFIG CIRCUITRY



STATE ENCODING	CPU_PLL_STOP_OC	CPU_VCORE_HI_OC
LOW SPEED	0	0
HIGH SPEED	0	1
PLL DISABLE	1	X


CPU CONFIGURATION

MAXBUS VSEL



DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET\_L  
NEED TO CHARACTERIZE

BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	4	0123	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	7 OF 45




# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:  
 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 2/ D46 - SELPCISPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED  
 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED  
 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED  
 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

## MAXBUS PULL-UPS





SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS


MEM\_DATA<0> AK32  
MEM\_DATA<1> AK33  
MEM\_DATA<2> AK31  
MEM\_DATA<3> AK35  
MEM\_DATA<4> AK36  
MEM\_DATA<5> AJ32  
MEM\_DATA<6> AJ35  
MEM\_DATA<7> AJ36  
MEM\_DATA<8> AG33  
MEM\_DATA<9> AG35  
MEM\_DATA<10> AH35  
MEM\_DATA<11> AH36  
MEM\_DATA<12> AH36  
MEM\_DATA<13> AH32  
MEM\_DATA<14> AG32  
MEM\_DATA<15> AG31  
MEM\_DATA<16> AE32  
MEM\_DATA<17> AF35  
MEM\_DATA<18> AF36  
MEM\_DATA<19> AE36  
MEM\_DATA<20> AE35  
MEM\_DATA<21> AE33  
MEM\_DATA<22> AD36  
MEM\_DATA<23> AD35  
MEM\_DATA<24> AA36  
MEM\_DATA<25> AA35  
MEM\_DATA<26> AA33  
MEM\_DATA<27> AB36  
MEM\_DATA<28> AB35  
MEM\_DATA<29> AC36  
MEM\_DATA<30> AA32  
MEM\_DATA<31> AB33  
MEM\_DATA<32> V36  
MEM\_DATA<33> U33  
MEM\_DATA<34> U32  
MEM\_DATA<35> V35  
MEM\_DATA<36> T30  
MEM\_DATA<37> U36  
MEM\_DATA<38> U35  
MEM\_DATA<39> T36  
MEM\_DATA<40> P33  
MEM\_DATA<41> R30  
MEM\_DATA<42> P35  
MEM\_DATA<43> P36  
MEM\_DATA<44> R36  
MEM\_DATA<45> R35  
MEM\_DATA<46> R33  
MEM\_DATA<47> R32  
MEM\_DATA<48> N35  
MEM\_DATA<49> M36  
MEM\_DATA<50> L35  
MEM\_DATA<51> M35  
MEM\_DATA<52> L36  
MEM\_DATA<53> M33  
MEM\_DATA<54> N33  
MEM\_DATA<55> M30  
MEM\_DATA<56> J32  
MEM\_DATA<57> J33  
MEM\_DATA<58> J35  
MEM\_DATA<59> K32  
MEM\_DATA<60> K33  
MEM\_DATA<61> J36  
MEM\_DATA<62> K36  
MEM\_DATA<63> K35

DDR\_A\_0 H35 MEM\_ADDR<0>  
DDR\_A\_1 G35 MEM\_ADDR<1>  
DDR\_A\_2 G36 MEM\_ADDR<2>  
DDR\_A\_3 F36 MEM\_ADDR<3>  
DDR\_A\_4 F35 MEM\_ADDR<4>  
DDR\_A\_5 E36 MEM\_ADDR<5>  
DDR\_A\_6 G32 MEM\_ADDR<6>  
DDR\_A\_7 D36 MEM\_ADDR<7>  
DDR\_A\_8 H36 MEM\_ADDR<8>  
DDR\_A\_9 G33 MEM\_ADDR<9>  
DDR\_A\_10 H33 MEM\_ADDR<10>  
DDR\_A\_11 D35 MEM\_ADDR<11>  
DDR\_A\_12 L30 MEM\_ADDR<12>  
DDR\_BA\_0 M29 MEM\_BA<0>  
DDR\_BA\_1 AN34 MEM\_CS\_L<0>  
DDRCS\_0 AN36 MEM\_CS\_L<1>  
DDRCS\_1 AL35 MEM\_CS\_L<2>  
DDRCS\_2 AL33 MEM\_CS\_L<3>  
DDRCS\_3  
DDR\_DQS\_0 AJ31 MEM\_DQS<0>  
DDR\_DQS\_1 AH31 MEM\_DQS<1>  
DDR\_DQS\_2 AD32 MEM\_DQS<2>  
DDR\_DQS\_3 AB30 MEM\_DQS<3>  
DDR\_DQS\_4 V30 MEM\_DQS<4>  
DDR\_DQS\_5 P32 MEM\_DQS<5>  
DDR\_DQS\_6 N29 MEM\_DQS<6>  
DDR\_DQS\_7 L32 MEM\_DQS<7>  
DDR\_DM\_0 AJ33 MEM\_DQM<0>  
DDR\_DM\_1 AH33 MEM\_DQM<1>  
DDR\_DM\_2 AD33 MEM\_DQM<2>  
DDR\_DM\_3 AC35 MEM\_DQM<3>  
DDR\_DM\_4 T35 MEM\_DQM<4>  
DDR\_DM\_5 T33 MEM\_DQM<5>  
DDR\_DM\_6 N32 MEM\_DQM<6>  
DDR\_DM\_7 L33 MEM\_DQM<7>  
DDR\_RAS\_L L29 MEM\_RAS\_L  
DDR\_CAS\_L H32 MEM\_CAS\_L  
DDR\_WE\_L K30 MEM\_WE\_L  
DDR\_CKE\_0 AN35 MEM\_CKE<0>  
DDR\_CKE\_1 AM35 MEM\_CKE<1>  
DDR\_CKE\_2 AM36 MEM\_CKE<2>  
DDR\_CKE\_3 AL36 MEM\_CKE<3>  
DDR\_SELHI\_0 AB32 MEM\_MUXSEL\_H<0>  
DDR\_SELHI\_1 AE29 MEM\_MUXSEL\_H<1>  
DDR\_SELLO\_0 N30 MEM\_MUXSEL\_L<0>  
DDR\_SELLO\_1 T32 MEM\_MUXSEL\_L<1>  
DDR\_MCLK\_0\_P Y32 SYSCLK\_DDRCLK\_A0\_UF  
DDR\_MCLK\_0\_N Y33 SYSCLK\_DDRCLK\_A0\_L\_UF  
DDR\_MCLK\_1\_P Y35 SYSCLK\_DDRCLK\_A1\_UF  
DDR\_MCLK\_1\_N Y36 SYSCLK\_DDRCLK\_A1\_L\_UF  
DDR\_MCLK\_2\_P Y30 INT\_DDRCLK2\_P\_TP  
DDR\_MCLK\_2\_N W30 INT\_DDRCLK2\_N\_TP  
DDR\_MCLK\_3\_P W32 SYSCLK\_DDRCLK\_B0\_UF  
DDR\_MCLK\_3\_N W33 SYSCLK\_DDRCLK\_B0\_L\_UF  
DDR\_MCLK\_4\_P V32 SYSCLK\_DDRCLK\_B1\_UF  
DDR\_MCLK\_4\_N W35 INT\_DDRCLK5\_P\_TP  
DDR\_MCLK\_5\_P W36 INT\_DDRCLK5\_N\_TP  
DDR\_MCLK\_5\_N  
DDR\_REF AA22 INT\_MEM\_REF\_H  
DDR\_VREF\_0 Y22 INT\_MEM\_VREF  
DDR\_VREF\_1 T22


U45  
INTREPID-REV2.1  
BGA  
(2 OF 9)

DDR MEMORY INTERFACE


MEM\_VREF



CLOCKS  
CS  
CKE  
ADDR  
BA  
CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1793	1	IC, BOOTROM, 4.9.1F3,Q41B	U17	CRITICAL	?


PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
		SHT	OF
		9	45



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND  
 MEM\_MUXSEL\_H<0> AND MEM\_MUXSEL\_L<0> ARE ACTIVE LOW  
 MEM\_MUXSEL\_H<1> AND MEM\_MUXSEL\_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




**16BIT 2:1 DDR MUXES**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING




I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	10	45	



REVERSED  
SLOT "B"  
CUSTOMER SLOT

STANDARD  
SLOT "A"  
FACTORY SLOT




**DDR SODIMM CONNS**


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	11 OF 45	
NONE			










**ENET\_TXD SERIES TERMINATION**



JTG_RSTN	TST_TEI	JTG_TDO (I/O)	JTG_TDI (I/O)	TST_PLEN	HANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ


BUS ADDR	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD J20 - PG 12	N/A	N/A	N/A
A1-RD				
A2-WR	RAM - REVERSED J23 - PG 12	N/A	N/A	N/A
A3-RD				
AC-WR			DASH MODEM J9 - PG 25	N/A
AD-RD				
AE-WR	BOOTBANG E2PROM U37 - PG 23	N/A	N/A	N/A
AF-RD				
84-WR	LMU U36 - PG 23	N/A	N/A	N/A
85-RD				
58-WR		FAN CONTROLLER U3 - PG 24	N/A	N/A
59-RD				
6A-WR			SNAPPER SOUND J12 - PG 24	N/A
6B-RD				
D0-WR		CLOCK SLEW SSCG U56 - PG 15	N/A	N/A
D1-RD				
B0-WR		MMM	N/A	N/A
B1-RD				

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

**INT - ENET/FW/UATA EIDE/I2C**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	13	45	



**USB POWER FAULT SIGNALS**

**USB PORT ASSIGNMENTS**

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
359S0074	359S0086	SSCG	U42	ALT FOR CY28512-2

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18.432MHZ,8X4.5MM,SMD	Y1	CRITICAL	?

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


**INT - USB/GPIOS/I2S**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
NONE	051-6694	G
SCALE	SHT	OF
	14	45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
34380305	1	IC,ASIC,INTREPID,REV2.1,974BGA,FAST	U45	CRITICAL	?

**Intrepid Power**

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT 15 OF 45		
NONE			



**Intrepid Decoupling**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET	OF	REV.
NONE	16	OF	45





**PC CARD/CARDBUS CONNECTOR**



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
SCALE		SHT	OF
NONE		17	45


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0214	1	IC, ATI, M11-CSP128, GRPCHTLR, 66	BGA, HYNIX U44	CRITICAL	M11_CSP128

# 27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD  
SPREAD SPECTRUM SUPPORT




## M11 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET		OF
NONE	18		45






**M11 CORE PWR/LVDS/TMDS**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	G
SCALE	SHT	OF
NONE	19	45







INTERNAL TMDs SERIES TERMINATION

L13, L14, L15 PLACE NEAR DVI CONNECTOR

EXTERNAL TMDs SERIES TERMINATION

INT/EXT TMDs CLK & D<0:2> TERMINATION EXT. TMDs D<3:5> TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
144S7501	2	RES, 75, 1%, 1/16W, 0402	R223, R831	EXT_TMDs
144S8451	12	RES, 84.5, 1%, 1/16W, 0402	R228, R231, R830, R832, R834, R835, R836, R837, R838, R839, R840, R841, R842, R845, R846, R847, R848, R849, R850, R851, R852, R853, R854, R855, R856, R857, R858, R859, R860, R861, R862, R863, R864, R865, R866, R867, R868, R869, R870, R871, R872, R873, R874, R875, R876, R877, R878, R879, R880, R881, R882, R883, R884, R885, R886, R887, R888, R889, R890, R891, R892, R893, R894, R895, R896, R897, R898, R899, R900	EXT_TMDs
132S0044	4	CAP CER .001UF, 10%, 50V, 0402	C931, C932, C933, C934	EXT_TMDs

**INT/EXT TMDs**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: D 051-6694 REV. G

SCALE: NONE SHEET 20 OF 45





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0647	353S0828	?	U8	ALT FOR 2.82V PART

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

**M11 POWER**

SIZE	D	DRAWING NUMBER	051-6694	REV.	G
SCALE	NONE	SHT	21	OF	45

ANALOG FILTERING PLACE CLOSE TO CONNECTOR

EXTERNAL VIDEO (DVI) INTERFACE

Power key detect path when system is shutdown or asleep...  
DVI7M during shutdown. When power key on remote device is pressed, 5V will be driven into DDC CLK. Since host falls into low power mode, DDC will not drive DDC CLK. As host falls into low power mode, DDC will not drive DDC CLK. Isolation will be disabled as well.

DVI POWER SWITCH

D

D

C







C

B

B


A

A




S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller




LCD POWER SWITCHES

Place GND shorts at graphics controller



VIDEO CONNECTORS

SHARES LOGIC WITH KB RESET SIGNALS (PG 28)




NOTE: Pull-down for DVI HPD provided by DVI power switch interface  
NOTE: DVI HPD SHARES O68 WITH ALS BECAUSE OF BOARD REAL ESTATE

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	051-6694	REV.	G
SCALE	NONE	SHT	22	OF	45


# MLB - ALS SENSOR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
385-0044	385-0053		PD1	ALT FOR B8520E0F




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S0856	353S0504	?	U40	ALT FOR SUPPLY PROBLEM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0091	1	XTAL,CER,LOW PROF,8.000MHZ,8X4.5MM,SMD	Y4	CRITICAL	?




# LMU


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?




# KEYBOARD PULLUPS




# SLEEP LED



# LMU PULL-DOWNS



# Keyboard LED Driver




# LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	23	45	




# MMM




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP CER .0330UF,10%,16V,X7R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
132S0072	3	CAP CER .00150UF,10%,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL
341S1630	1	IC,UCLTB,MMM,PIC16F818,END,W/PROGRAM	U53	MMM

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE



# BATTERY CURRENT SENSE



**MMM, BATTERY CURRENT SENSE**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SCALE: NONE    SHEETS: 24 OF 45


SIZE: D    DRAWING NUMBER: 051-6694    REV: G

# HARD DRIVE INTERFACE (UATA100)


## EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




## WIRELESS INTERFACE



## PLACE SERIES R CLOSE TO INTERPID




## CONNECTOR HAS CHANGED




ANY SEQUENCING REQUIREMENT BETWEEN +5V\_HD\_SLEEP AND +3V\_SLEEP?


## BLUETOOTH/LEFT-SIDE USB



## OPTICAL DRIVE INTERFACE (EIDE)



## PLACE PULLUP RESISTORS CLOSE TO INTREPID




## INTERNAL I/O CONNECTORS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHEET	OF	
NONE	25	45	

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V



**SOUND BOARD (SOUSAPHONE)**

**MODEM**

**SERIAL DEBUG INTERFACE**

**FAN CONTROLLER**

**THERM ISOLATION**

**FAN INTERFACE**

**LEFT FAN (CPU)**

**RIGHT FAN (GPU)**

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S0608	1	IC,ADT7460,FAN,CTLR,16P,QSOP	U3	ADT7460


**FAN/MODEM/SOUND/SLEEP LED/DEBUG**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
SCALE		SHT	OF
		26	45






PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,LW PROF,30.0000MHZ,8X4.5MM,SMD	Y5	CRITICAL	NEC_USB

Y7 LOAD CAPACITANCE IS 16PF



- U39  
NEC\_UPD720101\_USB2**  
FBGA
- Low/Full/High Speed (External)  
CRITICAL
- Low/Full/High Speed (External)
- |                |                  |    |        |
|----------------|------------------|----|--------|
| 40 38 25 17 12 | PCI_AD<0>        | M5 | AD0    |
| 40 38 25 17 12 | PCI_AD<1>        | P5 | AD1    |
| 40 38 25 17 12 | PCI_AD<2>        | N5 | AD2    |
| 40 38 25 17 12 | PCI_AD<3>        | P4 | AD3    |
| 40 38 25 17 12 | PCI_AD<4>        | N4 | AD4    |
| 40 38 25 17 12 | PCI_AD<5>        | M3 | AD5    |
| 40 38 25 17 12 | PCI_AD<6>        | N3 | AD6    |
| 40 38 25 17 12 | PCI_AD<7>        | M1 | AD7    |
| 40 38 25 17 12 | PCI_AD<8>        | L2 | AD8    |
| 40 38 25 17 12 | PCI_AD<9>        | K3 | AD9    |
| 40 38 25 17 12 | PCI_AD<10>       | L3 | AD10   |
| 40 38 25 17 12 | PCI_AD<11>       | K2 | AD11   |
| 40 38 25 17 12 | PCI_AD<12>       | K1 | AD12   |
| 40 38 25 17 12 | PCI_AD<13>       | K3 | AD13   |
| 40 38 25 17 12 | PCI_AD<14>       | J2 | AD14   |
| 40 38 25 17 12 | PCI_AD<15>       | J1 | AD15   |
| 40 38 25 17 12 | PCI_AD<16>       | F2 | AD16   |
| 40 38 25 17 12 | PCI_AD<17>       | E3 | AD17   |
| 40 38 25 17 12 | PCI_AD<18>       | E1 | AD18   |
| 40 38 25 17 12 | PCI_AD<19>       | D3 | AD19   |
| 40 38 25 17 12 | PCI_AD<20>       | D1 | AD20   |
| 40 38 25 17 12 | PCI_AD<21>       | D2 | AD21   |
| 40 38 25 17 12 | PCI_AD<22>       | C2 | AD22   |
| 40 38 25 17 12 | PCI_AD<23>       | C1 | AD23   |
| 40 38 25 17 12 | PCI_AD<24>       | B4 | AD24   |
| 40 38 25 17 12 | PCI_AD<25>       | A4 | AD25   |
| 40 38 25 17 12 | PCI_AD<26>       | B5 | AD26   |
| 40 38 25 17 12 | PCI_AD<27>       | C4 | AD27   |
| 40 38 25 17 12 | PCI_AD<28>       | A5 | AD28   |
| 40 38 25 17 12 | PCI_AD<29>       | C5 | AD29   |
| 40 38 25 17 12 | PCI_AD<30>       | B6 | AD30   |
| 40 38 25 17 12 | PCI_AD<31>       | A6 | AD31   |
| 40 38 25 17 12 | PCI_CBE<0>       | M2 | CBE0   |
| 40 38 25 17 12 | PCI_CBE<1>       | J3 | CBE1   |
| 40 38 25 17 12 | PCI_CBE<2>       | F1 | CBE2   |
| 40 38 25 17 12 | PCI_CBE<3>       | C3 | CBE3   |
| 40 38 25 17 12 | PCI_PAR          | J4 | PAR    |
| 40 38 25 17 12 | PCI_FRAME_L      | F3 | FRAME  |
| 40 38 25 17 12 | PCI_TRDY_L       | F4 | TRDY   |
| 40 38 25 17 12 | PCI_TRDY_L       | G1 | TRDY   |
| 40 38 25 17 12 | PCI_STOP_L       | G3 | STOP   |
| 40 38 25 17 12 | NEC_IDSEL        | B3 | IDSEL  |
| 40 38 25 17 12 | PCI_DEVSEL_L     | G2 | DEVSEL |
| 40 38 25 17 12 | USB2_PCI_REQ_L   | C6 | REQ    |
| 40 38 25 17 12 | USB2_PCI_GNT_L   | D6 | GNT    |
| 40 38 25 17 12 | NEC_PCI_PERR_L   | H2 | PERR   |
| 40 38 25 17 12 | NEC_PCI_SERR_L   | H1 | SERR   |
| 40 38 25 17 12 | NEC_PCI_INTA_L   | C7 | INTA   |
| 40 38 25 17 12 | NEC_PCI_INTB_L   | B7 | INTB   |
| 40 38 25 17 12 | NEC_PCI_INTC_L   | A7 | INTC   |
| 40 38 25 17 12 | CLK33M_USB2      | A8 | CLK    |
| 40 38 25 17 12 | NEC_IO_RESET_L   | B8 | VBRST  |
| 40 38 25 17 12 | NEC_CRUN_L       | N6 | CRUN   |
| 40 38 25 17 12 | NEC_PME_L        | D9 | PME    |
| 40 38 25 17 12 | NEC_MAIN_RESET_L | C9 | VCCRST |
| 40 38 25 17 12 | NEC_SMI_L_TP     | L6 | SMI    |
| 40 38 25 17 12 |                  | L7 | LEGC   |

- |       |     |               |
|-------|-----|---------------|
| RSDM1 | K14 | NEC_USB_RSDM1 |
| DM1   | M13 | (NEC_USB_DAM) |
| DP1   | L14 | (NEC_USB_DAP) |
| RSDP1 | K13 | NEC_USB_RSDP1 |
| RSDM2 | K14 | NEC_USB_RSDM2 |
| DM2   | K12 | (NEC_USB_DAM) |
| DP2   | J14 | (NEC_USB_DAP) |
| RSDP2 | J12 | NEC_USB_RSDP2 |
| RSDM3 | H11 | RSDM3_TP      |
| G11   | G11 |               |
| DP3   | G13 |               |
| RSDP3 | G14 | RSDP3_TP      |
| RSDM4 | F12 | RSDM4_TP      |
| DM4   | F14 |               |
| DP4   | E12 |               |
| RSDP4 | E14 | RSDP4_TP      |
| RSDM5 | E13 | RSDM5_TP      |
| DM5   | D14 |               |
| DP5   | C13 |               |
| RSDP5 | C14 | RSDP5_TP      |
| RREF  | P11 | NEC_RREF      |
- Tie to GND at ball N11
- |            |      |     |            |    |
|------------|------|-----|------------|----|
| LEFT PORT  | OC11 | B12 | NEC_OCI<1> | 27 |
| RIGHT PORT | OC12 | B11 | NEC_OCI<2> | 27 |
|            | OC13 | B10 | NEC_OCI<3> | 27 |
|            | OC14 | A10 | NEC_OCI<4> | 27 |
|            | OC15 | B9  | NEC_OCI<5> | 27 |
- |           |     |                     |
|-----------|-----|---------------------|
| OUT_PPON1 | C12 | NEC_LEFT_USB_PWREN  |
| OUT_PPON2 | A13 | NEC_RIGHT_USB_PWREN |
| OUT_PPON3 | C11 | NEC_PPON3_TP        |
| OUT_PPON4 | C10 | NEC_PPON4_TP        |
| OUT_PPON5 | A9  | NEC_PPON5_TP        |
| NC1       | P6  | NEC_NC1_TP          |
| NC2       | M6  | NEC_NC2_TP          |



PLACE NEAR J3  
SUTRO CONNECTOR

PLACE NEAR J12  
BUBBA CONNECTOR


**USB 2.0**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 051-6694	REV. G
	SHEET 27 OF 45		



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
33880079	33880223	?	U49	ALT FOR 88E1111-BDIE

Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

Short shielded RJ-45

CONFIG DEFINITIONS

PIN	BIT[2:0]
VDDO	111
LED LINK10	110
LED LINK100	101
LED LINK1000	100
LED DUPLEX	011
LED RX	010
LED TX	001
VSS	000

CONFIG INPUTS

PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>PHYADR[2]	PHYADR[1]	PHYADR[0]	
CONFIG<1>ENA PAUSE	PHYADR[4]	PHYADR[3]	
CONFIG<2>ANEG[3]	ANEG[2]	ANEG[1]	
CONFIG<3>ANEG[0]	ENA XC	DIS 125	
CONFIG<4>MODE[2]	MODE[1]	MODE[0]	
CONFIG<5>DIS FC	DIS SLEEP	MODE[3]	
CONFIG<6>SEL BDT	INT POL	75/50 OHM	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0086	1	XTAL, CER, 25MHZ, .005%, 20PF, 8X4.5MM, SMD	Y3	CRITICAL	?

MARVELL 88E1111  
10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	28	45	



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC

DSX STRAP OPTIONS  
 0 -> BILINGUAL PORT  
 1 -> A-ONLY PORT

**FIREWIRE**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6694	G
SHT	29	OF 45



# PORT POWER SWITCH



PORT 0  
514S0059  
FIREWIRE B - BILINGUAL

TPA (R) OUTPUT  
TPA\*  
VG  
SC  
VP  
TPB  
TPB (R) INPUT  
TPB\*

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING B AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE A  
514-0057  
PORT 1  
1394A  
F-RT-TH

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


ENABLES PORT POWER WHEN MACHINE IS RUNNING, SHUTDOWN OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	STUFF R867	NO STUFF R867
SHUTDOWN (AC)	1	0	0	1	OFF	ON
SLEEP (AC)	1	0	1	1	ON	ON
RUN (AC)	0	1	1	1	ON	ON
SHUTDOWN (BATT)	1	0	0	0	OFF	OFF
SLEEP (BATT)	1	0	1	0	OFF	OFF
RUN (BATT)	0	1	1	0	ON	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	(PULL-DOWN RESISTOR)	(PULL-DOWN RESISTOR)

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: REV. D 051-6694 G

SCALE: NONE SHT 30 OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1707	1	IC,PMU,100PIN,LQFP	U33	

CPU VCORE HI\_OC/PMU AP should have a pull-up resistor coming out of reset. MIB will have a pull-up to +5V MAIN or +3V SLEEP, which will act as our pulldown since both are off during PMU reset.

Pin	Signal	Pin	Signal
86	P00_D0	7	PMU_SLEEP_LED_L
85	P01_D1	5	CPU_SMI_L
84	P02_D2	18	POWER_VALID
83	P03_D3	17	PMU_PME_L
82	P04_D4	16	INT_PEND_PROC_INT
81	P05_D5	15	PMU_NMI_L
80	P06_D6	9	PMU_NMI_L
79	P07_D7	8	PMU_OOPS
78	PMU_NUMLOCK_LED_L	36	PMU_ACK_L
77	PMU_CAPSLOCK_LED_L	35	PMU_CLK
76	CHARGE_LED_L	34	PMU_FROM_INT
75	PMU_POWER_UP_L	33	PMU_TO_INT
74	PMU_SELECT	32	PMU_REQ_L
73	SOFT_PWR_ON_L	31	PMU_LID_CLOSED_L
72	COMM_RING_DET_L	30	PMU_RESET_BUTTON_L
71	INT_WATCHDOG_L	29	PMU_NMI_BUTTON_L
70	KBD_X<0>	28	TPAD_RXD
69	KBD_X<1>	27	TPAD_TXD
68	KBD_X<2>	26	SYSTEM_CLK_EN
67	KBD_X<3>	25	CPU_CLK_EN
66	KBD_X<4>	24	PMU_CHRG_V
65	KBD_X<5>	23	PMU_CHRG_BATT_0
64	KBD_X<6>	22	NC (CHARGE_I)
63	KBD_X<7>	21	NC
61	KBD_X<8>	20	PMU_SLEEP_LED_L
59	KBD_X<9>	19	CPU_SMI_L
58	IO_RESET_L	18	POWER_VALID
57	KBD_COMMAND_L	17	PMU_PME_L
56	KBD_CONTROL_L	16	INT_PEND_PROC_INT
55	KBD_SHIFT_L	15	PMU_NMI_L
54	KBD_OPTION_L	9	PMU_NMI_L
53	KBD_FUNCTION_L	8	PMU_OOPS
52	P40_A16	5	PMU_BATT0_DET_L
51	KBD_ID	4	PMU_BATT1_DET_L_PU
50	CPU_PIL_STOP_OC	3	NC
49	NC	2	NC
48	SLEEP	1	INT_PROC_SLEEP_REQ_L
47	P44_CS0	100	PMU_POWERUP_OK
46	P45_CSI	99	SYS_BATT_ISNS1
45	P46_CS2	98	PMU_OOPS
44	P47_CS3	97	PMU_OOPS
43	P90_TB0IN_CLK3	95	THERM_I_OC
42	P91_TB1IN_SIN3	93	PMU_AC_IN
41	P92_TB2IN_SOUT3	92	PMU_AC_DET
40	P93_DA0_TB3IN	91	SYS_BATT_ISNS2
39	P94_DA1_TB4IN	90	PMU_I2C_CLK
38	P95_ANEX0_CLK4	89	PMU_I2C_DATA
37	P96_ANEX1_SOUT4	88	PMU_SMB_CLK
36	P97_ADRTRG_SIN4	87	PMU_SMB_DATA
35	P100_AN0		
34	P101_AN1		
33	P102_AN2		
32	P103_AN3		
31	P104_AN4_KI0		
30	P105_AN5_KI1		
29	P106_AN6_KI2		
28	P107_AN7_KI3		
27	P70_TXD2_SDA_TA0OUT		
26	P71_RXD2_SCL_TA0IN_TB5IN		
25	P72_CLK2_TA0OUT_V		
24	P73_CTS2_RTS2_TA1IN_V		
23	P74_TA0OUT_W		
22	P75_TA2IN_W		
21	P76_TA3OUT		
20	P77_TA3IN		
19	P80_TA4OUT_U		
18	P81_TA4IN_U		
17	P82_INT0		
16	P83_INT1		
15	P84_INT2		
14	P85_NMI		
13	P86_XCOUT		
12	P87_XCIN		
11	XOUT		
10	RESET		
9	VREF		
8	AVSS		
7	AVCC		

**PMU RESET CIRCUIT**  
+3V\_PMU

Y7'S LOAD CAPACITANCE IS 12.5PF

**Q11 ADAPTER DETECTION SCHEME**


CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V 2.066V	1.65V 2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V 2.661V	2.31V 2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V 0.663V	0.33V 0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V- 3.28V	2.97V 3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

**PMU**

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0088	1	XTAL,10.0000MHZ,-.01%,12PF,8X4.5MM,SMD	Y6	CRITICAL	?

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	31	45	



$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times \frac{REFIN}{V}))$$
 For 4.15V cells,  $V_{CTL} = 0.123 \times REFIN$   
 For 4.20V cells,  $V_{CTL} = 0.245 \times REFIN$   

$$I_{CHG} = (0.2048/R_{ICTL}) \times (V_{REFIN}/V)$$

**BATTERY CHARGER**


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. G
	SCALE NONE	SHEET 32	OF 45





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11483575	1	RES, MF, 1/16W/357K OHM, 1%, 0402, SMD	R521	?	SUPERCAP

**12.8V REGULATOR**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	G
		SHT	OF
		33	45

# 3.3V/5V MAIN SUPPLY

+24V PBUS



5V START TO TURN ON ~12.5MS AFTER DCDC\_EN\_L  
 3V START TO TURN ON ~25MS AFTER DCDC\_EN\_L  
 DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC\_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

**+5V SLEEP LOADS**

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

**SLEEP LEVEL SHIFTER (3V -> 5V)**

THERE'S NO 10UF INPUT CAP  
 BECAUSE Q21 IS PLACED AT  
 OUTPUT OF +3V\_MAIN SWITCHER

THIS SIGNAL IS OPEN COLLECTOR TO GND WHEN POWER IS NOT GOOD  
 220PF IS USED TO QUIET NOISE ON PGOOD ONCE INTERNAL OPEN DRAIN IS DISENGAGED

- +3V\_SLEEP LOADS**
- 1) CPU PLL Config Control
  - 2) INTREPID - IIC AND PCI PULL-UPS
  - 3) MAP31 - 3V RAIL (IF USING D3COLD)
  - 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
  - 5) LVDS DDC PULL-UPS
  - 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
  - 7) SOUND BOARD
  - 8) BOOT BANGER
  - 9) HARD DRIVE (IF USING 3V LOGIC)
  - 10) WIRELESS (IF POWERING OFF IN SLEEP)
  - 11) PMU - IIC Pull-ups
  - 12) PCI PULL-UPS

## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	34	45	


# VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



+5V MAIN



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L36	CRITICAL	



Keep trace fat (40-100 mils) and short!!



Keep trace fat and short!!

**GROUND SENSE VOLTAGE DIVIDER**  
 This allows for an offset to the ground sense to adjust the output voltage.  
 $V_{REF} = 2.0V$  WITH A 0.85 SCALE FACTOR, HENCE  $V_{OFFSET} = 1.7V * (R1/(R1+R2))$  AND  $V_{CORE} = V_{DAC} + V_{OFFSET}$ .

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE


ROUTE AS DIFFERENTIAL PAIR

1.67GHZ 1.320V -> 0.990V (WITH Vcore OFFSET)  
 (CPU SPEC: 1.280V -> 0.980V)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11484023	1	RES,4.02KOHM,18,1/16W,0402,LF	R321	VCORE13
11482433	1	RES,2.43KOHM,18,1/16W,0402,LF	R809	VCORE13

## FMAX CONNECTOR

M-ST-SM-52465-1217



## VCORE SUPPLY

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

## OUTPUT VOLTAGE

V <sub>DAC</sub>	D3	D2	D1	D0
2.00	1.275	0	0	0
1.95	1.250	0	0	1
1.90	1.225	0	0	1
1.85	1.200	0	1	1
1.80	1.175	0	1	0
1.75	1.150	0	1	0
1.70	1.125	0	1	1
1.65	1.100	0	1	1
1.60	1.075	1	0	0
1.55	1.050	1	0	1
1.50	1.025	1	0	1
1.45	1.000	1	0	1
1.40	0.975	1	1	0
1.35	0.950	1	1	1
1.30	0.925	1	1	1
NO CPU	NO CPU	1	1	1

## FOR V-STEP:


D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
 When A/B\_ is low (slow): <=1K-ohm -> 0  
 >=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, VB = V



# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER



## 1.5V/1.8V/2.5V SUPPLIES

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- NOT TO REPRODUCE OR COPY IT
- NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	36	45	

		8	7	6	5	4	3	2	1		
DIGITAL SIGNALS	MAXBUS	GROUP	SIG_NAME	MAX_VIA	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING	TYPE	TEST	PULSE_PARAM	
			CPU_AACK_L			250.0000	10 MIL SPACING				
			CPU_ADDR<0..31>	5		250				83 MHZ	
			CPU_ARTRY_L			250.0000	10 MIL SPACING				
			CPU_BG_L			250.0000	10 MIL SPACING				
			CPU_BR_L			250.0000	10 MIL SPACING				
			CPU_CI_L	5		250.0000				83 MHZ	
			CPU_DATA<0..31>	5		250				83 MHZ	
			CPU_DATA<32..63>	5		250					
			CPU_DBG_L	5		250.0000	10 MIL SPACING				
			CPU_DTI<0..2>	5		250					
			CPU_DRDY_L_UF				10 MIL SPACING				
			CPU_DRDY_L			250.0000	10 MIL SPACING				
			CPU_GBL_L	5		250.0000					
	CPU_HIT_L			250.0000	10 MIL SPACING						
	CPU_OACK_L	5		250.0000	10 MIL SPACING						
	CPU_QREQ_L			250.0000	10 MIL SPACING						
	CPU_TA_L			250.0000	10 MIL SPACING						
	CPU_TBST_L	5		250.0000	10 MIL SPACING						
	CPU_TEA_L			250.0000							
	CPU_TS_L			250.0000	10 MIL SPACING						
	CPU_TSI<0..2>	5		250							
	CPU_TT<0..4>	5		250							
	CPU_WT_L	5		250.0000							
	GROUP 0										
		MEM_DATA<7..0>	4		200				167 MHZ		
		RAM_DATA_A<7..0>	4		200				167 MHZ		
		RAM_DATA_B<7..0>	4		200				167 MHZ		
		MEM_DQS<0>			TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<0>	4		200						
		RAM_DQS_B<0>	4		200						
		MEM_DQM<0>	4		200						
		RAM_DQM_A<0>	4		200						
		RAM_DQM_B<0>	4		200						
		MEM_DATA<15..8>	4		200				167 MHZ		
		RAM_DATA_A<15..8>	4		200				167 MHZ		
		RAM_DATA_B<15..8>	4		200				167 MHZ		
		MEM_DQS<1>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<1>	4		200						
		RAM_DQS_B<1>	4		200						
		MEM_DQM<1>	4		200						
		RAM_DQM_A<1>	4		200						
		RAM_DQM_B<1>	4		200						
		MEM_DATA<31..16>	4		200				167 MHZ		
		RAM_DATA_A<31..16>	4		200				167 MHZ		
		RAM_DATA_B<31..16>	4		200				167 MHZ		
		MEM_DQS<3..2>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<3..2>	4		200				167 MHZ		
		RAM_DQS_B<3..2>	4		200				167 MHZ		
		MEM_DQM<3..2>	4		200				167 MHZ		
		RAM_DQM_A<3..2>	4		200				167 MHZ		
		RAM_DQM_B<3..2>	4		200				167 MHZ		
		MEM_DATA<47..32>	4		200				167 MHZ		
		RAM_DATA_A<47..32>	4		200				167 MHZ		
		RAM_DATA_B<47..32>	4		200				167 MHZ		
		MEM_DQS<5..4>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<5..4>	4		200				167 MHZ		
		RAM_DQS_B<5..4>	4		200				167 MHZ		
		MEM_DQM<5..4>	4		200				167 MHZ		
		RAM_DQM_A<5..4>	4		200				167 MHZ		
		RAM_DQM_B<5..4>	4		200				167 MHZ		
		MEM_DATA<55..48>	4		200				167 MHZ		
		RAM_DATA_A<55..48>	4		200				167 MHZ		
		RAM_DATA_B<55..48>	4		200				167 MHZ		
		MEM_DQS<6>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<6>	4		200						
		RAM_DQS_B<6>	4		200						
		MEM_DQM<6>	4		200						
		RAM_DQM_A<6>	4		200						
		RAM_DQM_B<6>	4		200						
		MEM_DATA<63..56>	4		200				167 MHZ		
		RAM_DATA_A<63..56>	4		200				167 MHZ		
		RAM_DATA_B<63..56>	4		200				167 MHZ		
		MEM_DQS<7>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<7>	4		200						
		RAM_DQS_B<7>	4		200						
		MEM_DQM<7>	4		200						
		RAM_DQM_A<7>	4		200						
		RAM_DQM_B<7>	4		200						
		MEM_ADDR<12..0>	4					83 MHZ			
		RAM_ADDR<12..0>	6		200						
		MEM_BA<1..0>	4								
		RAM_BA<1..0>	6		200						
		MEM_CS_L<3..0>	4								
		RAM_CS_L<3..0>	6		200						
		MEM_CKE<3..0>	4								
		RAM_CKE<3..0>	6		200						
		MEM_RAS_L	4								
		RAM_RAS_L	4		200.0000						
		MEM_CAS_L	4								
		RAM_CAS_L	4		200.0000						
		MEM_WE_L	4								
		RAM_WE_L	4		200.0000						
		MEM_MUXSEL_H<1..0>	3								
		MEM_MUXSEL_L<1..0>	3								
		RAM_MUXSEL_H	5								
		RAM_MUXSEL_L	5								
		GROUP 1									
		MEM_DATA<15..8>	4		200				167 MHZ		
		RAM_DATA_A<15..8>	4		200				167 MHZ		
		RAM_DATA_B<15..8>	4		200				167 MHZ		
		MEM_DQS<1>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<1>	4		200						
		RAM_DQS_B<1>	4		200						
		MEM_DQM<1>	4		200						
		RAM_DQM_A<1>	4		200						
		RAM_DQM_B<1>	4		200						
		MEM_DATA<31..16>	4		200				167 MHZ		
		RAM_DATA_A<31..16>	4		200				167 MHZ		
		RAM_DATA_B<31..16>	4		200				167 MHZ		
		MEM_DQS<3..2>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<3..2>	4		200				167 MHZ		
		RAM_DQS_B<3..2>	4		200				167 MHZ		
		MEM_DQM<3..2>	4		200				167 MHZ		
		RAM_DQM_A<3..2>	4		200				167 MHZ		
		RAM_DQM_B<3..2>	4		200				167 MHZ		
		MEM_DATA<47..32>	4		200				167 MHZ		
		RAM_DATA_A<47..32>	4		200				167 MHZ		
		RAM_DATA_B<47..32>	4		200				167 MHZ		
		MEM_DQS<5..4>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<5..4>	4		200				167 MHZ		
		RAM_DQS_B<5..4>	4		200				167 MHZ		
		MEM_DQM<5..4>	4		200				167 MHZ		
		RAM_DQM_A<5..4>	4		200				167 MHZ		
		RAM_DQM_B<5..4>	4		200				167 MHZ		
		MEM_DATA<55..48>	4		200				167 MHZ		
		RAM_DATA_A<55..48>	4		200				167 MHZ		
		RAM_DATA_B<55..48>	4		200				167 MHZ		
		MEM_DQS<6>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<6>	4		200						
		RAM_DQS_B<6>	4		200						
		MEM_DQM<6>	4		200						
		RAM_DQM_A<6>	4		200						
		RAM_DQM_B<6>	4		200						
		MEM_DATA<63..56>	4		200				167 MHZ		
		RAM_DATA_A<63..56>	4		200				167 MHZ		
		RAM_DATA_B<63..56>	4		200				167 MHZ		
		MEM_DQS<7>	4		TOTAL LENGTH CONTROLLED BY SPREADSHEET						
		RAM_DQS_A<7>	4		200						
		RAM_DQS_B<7>	4		200						
		MEM_DQM<7>	4		200						
		RAM_DQM_A<7>	4		200						
		RAM_DQM_B<7>	4		200						
		MEM_ADDR<12..0>	4					83 MHZ			
		RAM_ADDR<12..0>	6		200						
		MEM_BA<1..0>	4								
		RAM_BA<1..0>	6		200						
		MEM_CS_L<3..0>	4								
		RAM_CS_L<3..0>	6		200						
		MEM_CKE<3..0>	4								
		RAM_CKE<3..0>	6		200						
		MEM_RAS_L	4								
		RAM_RAS_L	4		200.0000						
		MEM_CAS_L	4								
		RAM_CAS_L	4		200.0000						
		MEM_WE_L	4								
		RAM_WE_L	4		200.0000						
		MEM_MUXSEL_H<1..0>	3								
		MEM_MUXSEL_L<1..0>	3								
		RAM_MUXSEL_H	5								
		RAM_MUXSEL_L	5								
		GROUP 2/3									
		MEM_DATA<31..16>	4		200				167 MHZ		
		RAM_DATA_A<31..16>	4		200						

8		7		6		5		4		3		2		1		
GROUP	SIG_NAME	DELAY_RULE	MAX_VIA	MAX_EXPOSED_LENGTH	TUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	Differential Signals							
GROUP	SIG_NAME	DIFFERENTIAL PAIR	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS											
AGP	AGP_AD<15..0>		5	100				66 MHZ	ETHERNET	MDI M<0>	ENET_MD10					
	AGP_CBE<1..0>		5	100				66 MHZ		MDI P<0>	ENET_MD10					
	AGP_AD_STB<0>		5	100		8 MIL SPACING				MDI M<1>	ENET_MD11		SPACING DELETED BECAUSE			
	AGP_AD<31..16>		5	100				66 MHZ		MDI P<1>	ENET_MD11		OF PHYSICAL CONSTRAINTS			
	AGP_CBE<3..2>		5	100				66 MHZ		MDI M<2>	ENET_MD12		AROUND MARVELL PHY			
	AGP_AD_STB<1>		5	100		8 MIL SPACING				MDI P<2>	ENET_MD12					
	AGP_AD_STB<1>		5	100		8 MIL SPACING				MDI M<3>	ENET_MD13					
	AGP_AD_STB<1>		5	100		8 MIL SPACING				MDI P<3>	ENET_MD13					
	AGP_SB_STB		5	100.0000		8 MIL SPACING				RJ45_DP<0>	RJ45_DP0	10 MIL SPACING				
	AGP_SB_STB_L		5	100.0000		8 MIL SPACING				RJ45_DP<0>	RJ45_DP0	10 MIL SPACING				
AGP CONTROL	AGP_FRAME_L			250.0000					RJ45_DP<1>	RJ45_DP1	10 MIL SPACING					
	AGP_IRDY_L			250.0000					RJ45_DP<1>	RJ45_DP1	10 MIL SPACING					
	AGP_TRDY_L		6	250.0000					RJ45_DP<2>	RJ45_DP2	10 MIL SPACING					
	AGP_DEVSEL_L		6	250.0000					RJ45_DP<2>	RJ45_DP2	10 MIL SPACING					
	AGP_STOP_L		6	250.0000					RJ45_DP<3>	RJ45_DP3	10 MIL SPACING					
	AGP_PAR		6	250.0000					RJ45_DP<3>	RJ45_DP3	10 MIL SPACING					
	AGP_REQ_L			285.0000					FW_TPAON	FW_TPA0	MIN LINE WIDTH=3.4					
	AGP_GNT_L			250.0000					FW_TPAOP	FW_TPA0	10 MIL SPACING					
	AGP_RBF_L			250.0000					FW_TPBON	FW_TPB0	MIN LINE WIDTH=3.4					
	AGP_RBF_L			250.0000					FW_TPBOP	FW_TPB0	10 MIL SPACING					
DVO	GPU_DVOD<0..23>		5	250					FW_TPION	FW_TPI0	MIN LINE WIDTH=3.4					
	GPU_DVO_HSYNC								FW_TPIOP	FW_TPI0	10 MIL SPACING					
	GPU_DVO_VSYNC								FW_TPOON	FW_TPO0	MIN LINE WIDTH=3.4					
PCI	PCI_AD<31..0>					MIN_DAI5Y_CHAIN		33 MHZ	FW_TPOOP	FW_TPO0	MIN LINE WIDTH=3.4					
	PCI_CBE<3..0>					MIN_DAI5Y_CHAIN		33 MHZ	FW_TPAIN	FW_TPA1	500.0000	MIN LINE WIDTH=3.4				
	PCI_FRAME_L					MIN_DAI5Y_CHAIN			FW_TPAIP	FW_TPA1	500.0000	MIN LINE WIDTH=3.4				
	PCI_IRDY_L					MIN_DAI5Y_CHAIN			FW_TPBIN	FW_TPB1	500.0000	MIN LINE WIDTH=3.4				
	PCI_TRDY_L					MIN_DAI5Y_CHAIN			FW_TPBIP	FW_TPB1	500.0000	MIN LINE WIDTH=3.4				
	PCI_DEVSEL_L					MIN_DAI5Y_CHAIN			FW_TPIIN	FW_TPI1	MIN LINE WIDTH=3.4					
	PCI_STOP_L					MIN_DAI5Y_CHAIN			FW_TPIIP	FW_TPI1	10 MIL SPACING					
	PCI_PAR					MIN_DAI5Y_CHAIN			FW_TPOIN	FW_TPO1	MIN LINE WIDTH=3.4					
	PCI_PAR					MIN_DAI5Y_CHAIN			FW_TPOIP	FW_TPO1	10 MIL SPACING					
	PCI_PAR					MIN_DAI5Y_CHAIN			FW_TPOIP	FW_TPO1	10 MIL SPACING					
ULTRA ATA-100	UIDE_DATA<15..8>			200				100 MHZ	CLKLVDS_LN	CLKLVDS_L	10 MIL SPACING	4				
	UIDE_DATA<7>			200				100 MHZ	CLKLVDS_LP	CLKLVDS_L	10 MIL SPACING	4				
	UIDE_DATA<6..0>			200				100 MHZ	LVDS_L0N	LVDS_L0	10 MIL SPACING					
	UIDE_ADDR<2..0>			200				100 MHZ	LVDS_L0P	LVDS_L0	10 MIL SPACING					
	UIDE_RST_L			200.0000					LVDS_L1N	LVDS_L1	10 MIL SPACING					
	UIDE_DIOW_L			200.0000					LVDS_L1P	LVDS_L1	10 MIL SPACING					
	UIDE_DIOR_L			10 MIL SPACING					LVDS_L2N	LVDS_L2	10 MIL SPACING					
	UIDE_DMACK_L			200.0000					LVDS_L2P	LVDS_L2	10 MIL SPACING					
	UIDE_CS0_L			200.0000					CLKLVDS_UN	CLKLVDS_U	10 MIL SPACING	4				
	UIDE_CS1_L			200.0000					CLKLVDS_UP	CLKLVDS_U	10 MIL SPACING	4				
EIDE	UIDE_DMARQ			200.0000					LVDS_U0N	LVDS_U0	10 MIL SPACING					
	UIDE_IOCHRDY			10 MIL SPACING					LVDS_U0P	LVDS_U0	10 MIL SPACING					
	UIDE_INTRQ			200.0000					LVDS_U1N	LVDS_U1	10 MIL SPACING					
	HD_DATA<15..0>		5	200				100 MHZ	LVDS_U1P	LVDS_U1	10 MIL SPACING					
	HD_ADDR<2..0>		5	200				100 MHZ	LVDS_U2N	LVDS_U2	10 MIL SPACING					
	HD_RESET_L			200.0000					LVDS_U2P	LVDS_U2	10 MIL SPACING					
	HD_DIOW_L			200.0000					TMDS_CONN_CLKN	CLKCONN_TMDS	10 MIL SPACING	4				
	HD_DIOR_L			10 MIL SPACING					TMDS_CONN_CLKP	CLKCONN_TMDS	10 MIL SPACING	4				
	HD_DMACK_L			200.0000					TMDS_CLKN	CLKTMDS	10 MIL SPACING	4				
	HD_CS0_L			200.0000					TMDS_CLKP	CLKTMDS	10 MIL SPACING	4				
EIDE INTREPID	HD_CS1_L			200.0000					TMDS_DN<0>	TMDS_D0	10 MIL SPACING					
	HD_DMARQ			200.0000					TMDS_DP<0>	TMDS_D0	10 MIL SPACING					
	HD_IOCHRDY			10 MIL SPACING					TMDS_DN<1>	TMDS_D1	10 MIL SPACING					
	HD_INTRQ			200.0000					TMDS_DP<1>	TMDS_D1	10 MIL SPACING					
	EIDE_DATA<15..0>							33 MHZ	TMDS_DN<2>	TMDS_D2	10 MIL SPACING					
	EIDE_ADDR<2..0>							33 MHZ	TMDS_DP<2>	TMDS_D2	10 MIL SPACING					
	EIDE_CS0_L								NEC_USB_DAM	NEC_USB_DA	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_CS1_L								NEC_USB_DAP	NEC_USB_DA	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_RD_L								USB_DEM	USB_DE	5 MIL SPACING					
	EIDE_WR_L								USB_DEP	USB_DE	5 MIL SPACING					
OPTICAL	EIDE_IOCHRDY								NEC_USB_DBM	NEC_USB_DB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_INT								NEC_USB_DBP	NEC_USB_DB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_RST_L								USB_DEM	USB_DE	5 MIL SPACING					
	EIDE_DMACK_L								USB_DEP	USB_DE	5 MIL SPACING					
	EIDE_DMARQ								BT_USB_DM	BT_USB_D	5 MIL SPACING					
	EIDE_OPTICAL_DATA<15..0>							33 MHZ	BT_USB_DP	BT_USB_D	5 MIL SPACING					
	EIDE_OPTICAL_ADDR<2..0>							33 MHZ	NEC_USB_RSDM1	NEC_USB_RSD1	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_CS0_L								NEC_USB_RSDM2	NEC_USB_RSD2	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_CS1_L								NEC_USB_RSDP2	NEC_USB_RSD2	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_RD_L								MODEM_USB_DM	MODEM_USB_D	5 MIL SPACING					
ETHERNET MII	EIDE_OPTICAL_WR_L								MODEM_USB_DP	MODEM_USB_D	5 MIL SPACING					
	EIDE_OPTICAL_IOCHRDY								LEFT_USB_DM	LEFT_USB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_INT								LEFT_USB_DP	LEFT_USB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_RST_L								RIGHT_USB_DM	RIGHT_USB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_DMACK_L								RIGHT_USB_DP	RIGHT_USB	MIN LINE WIDTH=5	10 MIL SPACING				
	EIDE_OPTICAL_DMA_RQ								1772_CSSN	1772_CSS		DIFF				
	ENET_LINK_RXD<7..0>								1772_CSSP	1772_CSS		DIFF				
	ENET_RX_DV								1772_CSIN	1772_CSI		DIFF				
	ENET_RX_ER								1772_CSIP	1772_CSI		DIFF				
	ENET_PHY_TXD<7..0>								3V_SNSM	3V_SNS		DIFF				
FIREWIRE MII	ENET_LINK_TXD<7..0>								3V_SNSP	3V_SNS		DIFF				
	ENET_LINK_TX_ER								5V_SNSM	5V_SNS		DIFF				
	ENET_LINK_TX_ER								5V_SNSP	5V_SNS		DIFF				
	ENET_PHY_TX_ER								THERM1_DM	THERM1		DIFF				
	ENET_LINK_TX_EN								THERM1_DP	THERM1		DIFF				
	ENET_LINK_TX_EN								THERM2_DM	THERM2		DIFF				
	ENET_MDIO								THERM2_DP	THERM2		DIFF				
	ENET_MDC								THERM1_M_DM	THERM1_MAIN		DIFF				
	ENET_COL								THERM1_M_DP	THERM1_MAIN		DIFF				
	ENET_CRS								THERM2_M_DM	THERM2_MAIN		DIFF				
FIREWIRE MII	FW_LINK_DATA<7..0>								THERM2_M_DP	THERM2_MAIN		DIFF				
	FW_PHY_DATA<7..0>								THERM2_M_DP	THERM2_MAIN		DIFF				
	FW_LINK_CNTL<1..0>								THERM1_A_DM	THERM1_ALT		DIFF				
	FW_PHY_CNTL<1..0>								THERM1_A_DP	THERM1_ALT		DIFF				
	FW_LINK_LREQ								THERM2_A_DM	THERM2_ALT		DIFF				
	FW_PHY_LREQ								THERM2_A_DP	THERM2_ALT		DIFF				
	FW_PINT															
	FW_PINT															
	FW_PINT															
	FW_PINT															

**INTERNAL LAYER**  
ER = 4.3 (DIELECTRIC CONSTANT)  
W = 4MIL (TRACE WIDTH)  
B = 12.2MIL (DIST BETW 2 GND PLANES)  
T = 0.7MIL (TRACE THICKNESS)  
S = 10MIL (SEPERATION OF DIFF TRACES)  
ZSINGLE = 51.57OHM  
ZDIFF = 99.8OHM

**FOR FIREWIRE**  
ER = 4.3 (DIELECTRIC CONSTANT)  
W = 3.4MIL (TRACE WIDTH)  
B = 12.2MIL (DIST BETW 2 GND PLANES)  
T = 0.7MIL (TRACE THICKNESS)  
S = 10MIL (SEPERATION OF DIFF TRACES)  
ZSINGLE = 53.37OHM  
ZDIFF = 107.17OHM

**INTERNAL LAYER (USB1.1/USB 2.0)**  
ER = 4.3 (DIELECTRIC CONSTANT)  
W = 4MIL(USB 1.1)/ 5MIL(USB 2.0) (TRACE WIDTH)  
B = 12.2MIL (DIST BETW 2 GND PLANES)  
T = 0.7MIL (TRACE THICKNESS)  
S = 5MIL (USB 1.1) (SEPERATION OF DIFF TRACES)  
S = 10MIL (USB 2.0) (SEPERATION OF DIFF TRACES)  
ZSINGLE = 51.5OHM (USB 1.1)/ 46.2OHM (USB 2.0)  
ZDIFF = 89.3OHM (USB 1.1)/ 89.4OHM (USB 2.0)

**SIGNAL CONSTRAINTS - PAGE 2**

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	SHT	OF	
NONE	38	45	



# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
BATTERY CHARGER	+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	BATT_NEG	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_DCN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_RSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+BATT_VSNS	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1772_DLOV	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+ADAPTER_OR_BATT	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.85V_RAW	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.6V_BU	VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+4.85V_ESR	VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MISC HD	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
TRACKPAD	+5V_MAIN_CONN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6
HALL EFFECT	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
KB LED	KBLED_ANODE	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	KBLED_RETURN	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
FAN GND	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=6_GND			
	CHGND1	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
	CHGND2	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
	CHGND3	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
	CHGND4	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
	CHGND5	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
I/O AREA	CHGND5	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
	CHGND6	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12		
ENET_CTAP_CHGND	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12			

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR RAM	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
		+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
		+1.5V_INTREPID_PLU1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10
		+1.5V_INTREPID_PLU2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLU3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLU4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
		+1.5V_INTREPID_PLU5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5
	REFERENCE	+1.5V_INTREPID_PLU6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLU7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		+1.5V_INTREPID_PLU8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6
		INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
INT_AGP_VREF		VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
INT_MEM_REF_H		VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
UIDE_REF		VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
CARDBUS		+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
	+VPP_CBUS_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_VCORE	VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	GPU_MEM	VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	+3V_GPU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_GPU_FLT	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+1.5V_AGP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_IO	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_MEM_IO_FLT	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+GPU_MEMCORE	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
ATI M11	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_VDD15	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDDO	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10		
SILICON	PP3V3_SI_PVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_AVCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_VCC1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_PVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
	PP3V3_SI_AVCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
IMIAE	PP3V3_SI_VCC2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=0	
88E1111	+2.5V_MARVELL	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+2.5V_MARVELL_AVDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
+1.0V_MARVELL	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
LTC3405_SW	VOLTAGE=1.0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		
LM2594_IN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW	+3V_FW_ESD_ILIM	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_ESD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+FW_FUSE	VOLTAGE=12.8V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_OR	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP0	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_PWR_PORTA	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+FW_VP1	VOLTAGE=33V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12	
	+3V_FW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_UP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT2	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD_PORT1	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_FW_AVDD_PORT0	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_FW_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.95V_FW_DVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.95V_FW_DVDD_RX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.95V_FW_DVDD_TX0	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_DVDD_PORT1	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLLVDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL400VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+1.95V_FW_PLL500VDD	VOLTAGE=1.95V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
FW_VGND0	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_VGND1	VOLTAGE=0V	MIN_LINE_WIDTH=100	MIN_NECK_WIDTH=12		
FW_TPOOR	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
NEC_AVDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_NEC_VDD	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10		
+3V_CG_PLL_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
+2.5V_CG_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=8		
USB 2.0					
INTREPID					
SSCG					

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH
LTC1625	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
	1625_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=6
14V SWITCHER	1V20_REF	VOLTAGE=1.2V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
LTC3707	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
5V SWITCHER				
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	3707_SGND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
MAX1715	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
2.5V SWITCHER				
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_TON	VOLTAGE=8V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_SKIP	VOLTAGE=8V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
CONTROL	MAX1715_REF	VOLTAGE=2.0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	MAX1715_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	MAX1715_GND	VOLTAGE=0V	MIN_LINE_WIDTH=3	MIN_NECK_WIDTH=10
	VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=2	MIN_NECK_WIDTH=10
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=1	MIN_NECK_WIDTH=10
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
MAX1717	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_FB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_GNDNSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	VCORE_SNS	VOLTAGE=1.4V		

# FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMD5_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 25 38	FUNC_TEST=YES FW_TP01N 30 38	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES KBD_Y<3> 31	FUNC_TEST=YES FW_TPI1P 30 38
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES KBD_Y<4> 31	FUNC_TEST=YES FW_TPI1N 30 38
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES KBD_Y<6> 31	FUNC_TEST=YES ADAPTER_DET 31 32
FUNC_TEST=YES JTAG_CPU_TMS 5 6	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_Y<7> 31	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 25
FUNC_TEST=YES JTAG_CPU_TDI 5 6	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES SUTRO_ALS_OUT 23 25
FUNC_TEST=YES JTAG_CPU_TDO 5	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	FUNC_TEST=YES +BATT_POS 32 39	FUNC_TEST=YES KBD_LED1_OUT
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	FUNC_TEST=YES BATT_CLK 32	FUNC_TEST=YES KBD_LED2_OUT
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 40	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES BATT_DATA 32	FUNC_TEST=YES BATT_NEG 32 39	FUNC_TEST=YES COMM_TXD_L 14 26
	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES PMU_BATT_DET_L 31 32	FUNC_TEST=YES COMM_TRXC 14 26
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	FUNC_TEST=YES FANR_BATT_DET_L 31 32	FUNC_TEST=YES COMM_GPIO_L 14 26
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANR_GND 39	FUNC_TEST=YES COMM_DTR_L 14 26
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES COMM_RTS_L 14 26	FUNC_TEST=YES COMM_RTS_L 14 26
	FUNC_TEST=YES LVDS_U0N 19 22 38		FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES FANL_GND 39	FUNC_TEST=YES COMM_RXD 14 26
	FUNC_TEST=YES LVDS_U0P 19 22 38		FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES FANL_TACH	FUNC_TEST=YES PMU_KB_RESET_L
	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES BT_USB_DM 14 25 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES FANR_PWM	FUNC_TEST=YES PWR_BUTTON_L 23 26
	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES BT_USB_DP 14 25 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES FANL_PWM	FUNC_TEST=YES +PBUS 39
	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES MODEM_USB_DM 14 26 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES MODEM_USB_DP 14 26 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES +24V_PBUS 39
	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<0> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES GPU_VCORE 18 19 39
	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<1> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<31> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_SELFTEST 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39
	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<2> 9 12 17 25 27 38	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RD_L 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES MOD_BITCLK 14 26
	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<3> 9 12 17 25 27 38	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_CLKOUT 14 26
	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<4> 9 12 17 25 27 38	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES VCORE_FB 35 39
	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_AD<5> 9 12 17 25 27 38	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES +1 8V_MAIN 39
	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_AD<6> 9 12 17 25 27 38	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=YES FW_TP00R 30 39	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES +3V_PMU 39
				FUNC_TEST=YES SND AMP MUTE 26	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES +5V_DDC_SLEEP 22 39	FUNC_TEST=YES SLEEP 23 31 34 36
				FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES VCORE_VID1	FUNC_TEST=YES +12 8V_INV 22 39	FUNC_TEST=YES 1778_VFB 19 39
					FUNC_TEST=YES VCORE_VID2		
					FUNC_TEST=YES VCORE_VID3		
					FUNC_TEST=YES VCORE_VID4		

## FUNCTIONAL TEST POINTS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	40	45	G

# REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 81 (S8854 SYMBOL)
- 5) ADDED CPU AVDD LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG\_ASIC\_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT\_GP100 FROM OC\_FSEL
- 8) CHANGED JTAG\_ASIC\_TDO TP TO JTAG\_ASIC\_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG\_ASIC\_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC\_EN) ON J11 TO NEC\_RIGHT\_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG\_ASIC\_TDI
- 13) CHANGED CPU\_TEMP\_DM TO CPU\_THERM\_DM
- 14) CHANGED CPU\_TEMP\_DP TO CPU\_THERM\_DP
- 15) CHANGED GPU\_THERM\_DP TO GPU\_THERM\_DP\_TP
- 16) CHANGED GPU\_THERM\_DP\_DM TO GPU\_THERM\_DP\_DM\_TP
- 17) CHANGED GPU\_THERM\_DP\_DM\_TP TO GPU\_THERM\_DP\_DM\_TP
- 18) CHANGED GPU\_THERM\_DP\_DM\_TP TO GPU\_THERM\_DP\_DM\_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS\_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPELL\_SDNV\_POL\_BOOT\_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECIFYING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE\_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

\*\* RELEASED FOR EVT \*\*

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

\*\* RELEASED FOR DVT \*\*

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR I299D AND 64MB A16 M11S
- 28) CHANGED TMD5 SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS\_OP-AMP (U40)

\*\* RELEASED TO REV A \*\*

- 30) CHANGED TMD5 TERMINATION R,C AND LS TO PRODUCTION VALUES

\*\* RELEASED TO REV A UNDER NEW PART NUMBER \*\*

09/17/2004

- 1) GPU\_DVOD<0..12> NETNAME CHANGE TO GPU\_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU\_PIN74 NETNAME FROM NC TO PMU\_SELECT
- 7) ADD R868 (10K OHM; NO\_STUFF) PULL UP TO +3V\_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU\_PIN 91 NETNAME FROM NC TO SYS\_BATT\_ISNS2
- 10) ADD R870 (0 OHM) SYS\_BATT\_ISNS2 LINK TO SYS\_BATT\_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM\_I2C\_BUS
- 15) MMM\_I2C\_BUS LINK TO INTREPID :INT\_I2C\_CLK1 AND INT\_I2C\_DATA1
- 16) CHANGE NETNAME FROM INT\_EXTINT11\_PU TO MMM\_FFIRQ\_L
- 17) CHANGE NETNAME FROM INT\_EXTINT12\_PU TO MMM\_SIRQ\_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM\_FFIRQ\_L&MMM\_SIRQ\_L PULL UP TO +3V\_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM;NO\_STUFF), R847 (10K OHM;NO\_STUFF), R848 (10K OHM;NO\_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM;NO\_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM),
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM;NO\_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO\_LO\_MUTE\_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80;5.5V;ELEC;0.33F)
- 27) J21\_PIN12 NETNAME FROM NC CHANGE TO THERM\_L\_OC
- 28) J21\_PIN10 NETNAME FROM NC CHANGE TO INT\_I2C\_DATA1
- 29) J21\_PIN11 NETNAME FROM NC CHANGE TO INT\_I2C\_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (208,50V,0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH;3.8\*3.8\*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM;NO\_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM;NO\_STUFF)[ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59\_PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM;BOM\_OPTION;FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ;ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF,10V,20%,0402)
- 6) ADD BOM\_OPTION (KIONIX\_ACCEL AND ST\_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC\_TEST=NO FOR FUNC\_TP\_WRONG\_SIDE.LOG
- 2) ADD NO\_TEST=YES FOR NOTP.LOG(MMM\_PIC\_AN2\_PD,MMM\_PIC\_AN3\_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

10/15/2004

- 1) REPLACE BOOT\_BANGER\_EEPROM\_U32 WITH 32KX\_M24256B\_FUNC\_TP\_WRONG\_SIDE.LOG

12/16/2004

- 1) SCHEMATIC RELEASE FOR PRODUCTION

04/27/2005 REV.E

- 1) ADD LEAD FREE PHOTO SENSOR (385-0053)
- 2) ADD 337S3094 AND 337S3131

06/20/2005 REV.F

- 1) ADD LEAD FREE PHOTO SENSOR (385-0053)

08/25/2005 REV.G

- 1) ADDED 337S3216 (1C,A7PM,R1.5,1.67GHZ,1.3V,25W) AS OPTION
- 2) REPLACED 341S1561 (BOOTROM 4.9.1.F1) WITH 341S1793 (BOOTROM 4.9.1.F3)
- 3) ADDED LABEL WITH EEE:U3Y

## REVISION HISTORY(1 OF 1)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	G
SCALE	NONE	SHT	41 OF 45





8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER		REV.
	D	051-6694	
SCALE	SHEET		OF
	NONE	43	



APPLE COMPUTER, INC.

	8	7	6	5	4	3	2	1
	<p>*** Part Cross-Reference for the entire design ***</p> <p>B81 PCB_STANDOFF 4</p> <p>C1 CAP 21</p> <p>C2 CAP 35</p> <p>C3 CAP 35</p> <p>C4 CAP 35</p> <p>C5 CAP 35</p> <p>C6 CAP 35</p> <p>C7 CAP 35</p> <p>C8 CAP 5</p> <p>C9 CAP 16</p> <p>C10 CAP 16</p> <p>C11 CAP 18</p> <p>C12 CAP 16</p> <p>C13 CAP 35</p> <p>C14 CAP 23</p> <p>C15 CAP 16</p> <p>C16 CAP 16</p> <p>C17 CAP 16</p> <p>C18 CAP 19</p> <p>C19 CAP 16</p> <p>C20 CAP 16</p> <p>C21 CAP 16</p> <p>C22 CAP 16</p> <p>C23 CAP 16</p> <p>C24 CAP 5</p> <p>C25 CAP 16</p> <p>C26 CAP 16</p> <p>C27 CAP 16</p> <p>C28 CAP 16</p> <p>C29 CAP 16</p> <p>C30 CAP 14</p> <p>C31 CAP 16</p> <p>C32 CAP 14</p> <p>C33 CAP 5</p> <p>C34 CAP 16</p> <p>C35 CAP 16</p> <p>C36 CAP 16</p> <p>C37 CAP 18</p> <p>C38 CAP 5</p> <p>C39 CAP 5</p> <p>C40 CAP 5</p> <p>C41 CAP 5</p> <p>C42 CAP 16</p> <p>C43 CAP 16</p> <p>C44 CAP 16</p> <p>C45 CAP 5</p> <p>C46 CAP 5</p> <p>C47 CAP 5</p> <p>C48 CAP 16</p> <p>C49 CAP 16</p> <p>C50 CAP 16</p> <p>C51 CAP 16</p> <p>C52 CAP 16</p> <p>C53 CAP 16</p> <p>C54 CAP 16</p> <p>C55 CAP 16</p> <p>C56 CAP 16</p> <p>C57 CAP 16</p> <p>C58 CAP 16</p> <p>C59 CAP 16</p> <p>C60 CAP 16</p> <p>C61 CAP 16</p> <p>C62 CAP 16</p> <p>C63 CAP 18</p> <p>C64 CAP 18</p> <p>C65 CAP 18</p> <p>C66 CAP 18</p> <p>C67 CAP 18</p> <p>C68 CAP 18</p> <p>C69 CAP 18</p> <p>C70 CAP 18</p> <p>C71 CAP 18</p> <p>C72 CAP 5</p> <p>C73 CAP 5</p> <p>C74 CAP 16</p> <p>C75 CAP 16</p> <p>C76 CAP 16</p> <p>C77 CAP 16</p> <p>C78 CAP 18</p> <p>C79 CAP 23</p> <p>C80 CAP 23</p> <p>C81 CAP 26</p> <p>C82 CAP 26</p> <p>C83 CAP 14</p> <p>C84 CAP 14</p> <p>C85 CAP 19</p> <p>C86 CAP 19</p> <p>C87 CAP 26</p> <p>C88 CAP 26</p> <p>C89 CAP 5</p> <p>C90 CAP 5</p> <p>C91 CAP 5</p> <p>C92 CAP 16</p> <p>C93 CAP 16</p> <p>C94 CAP 16</p> <p>C95 CAP 16</p> <p>C96 CAP 16</p> <p>C97 CAP 16</p> <p>C98 CAP 16</p> <p>C99 CAP 16</p> <p>C100 CAP 16</p> <p>C101 CAP 20</p> <p>C102 CAP 5</p> <p>C103 CAP 5</p> <p>C104 CAP 5</p> <p>C105 CAP 5</p> <p>C106 CAP 5</p> <p>C107 CAP 5</p> <p>C108 CAP 16</p> <p>C109 CAP 16</p> <p>C110 CAP 5</p> <p>C111 CAP 5</p> <p>C112 CAP 5</p> <p>C113 CAP 5</p> <p>C114 CAP 5</p> <p>C115 CAP 35</p> <p>C116 CAP 35</p> <p>C117 CAP 35</p> <p>C118 CAP 16</p> <p>C119 CAP 16</p> <p>C120 CAP 16</p> <p>C121 CAP 16</p> <p>C122 CAP 16</p> <p>C123 CAP 16</p> <p>C124 CAP 16</p> <p>C125 CAP 16</p> <p>C126 CAP 16</p> <p>C127 CAP 16</p> <p>C128 CAP 16</p> <p>C129 CAP 20</p> <p>C130 CAP 20</p> <p>C131 CAP 20</p> <p>C132 CAP 20</p> <p>C133 CAP 20</p> <p>C134 CAP 26</p> <p>C135 CAP 26</p> <p>C136 CAP 5</p> <p>C137 CAP 5</p> <p>C138 CAP 5</p> <p>C139 CAP 5</p> <p>C140 CAP 14</p> <p>C141 CAP 16</p> <p>C142 CAP 16</p> <p>C143 CAP 16</p> <p>C144 CAP 16</p> <p>C145 CAP 16</p> <p>C146 CAP 16</p> <p>C147 CAP 16</p> <p>C148 CAP 16</p> <p>C149 CAP 5</p> <p>C150 CAP 5</p> <p>C151 CAP 5</p> <p>C152 CAP 5</p> <p>C153 CAP 16</p> <p>C154 CAP 16</p> <p>C155 CAP 16</p> <p>C156 CAP 16</p> <p>C157 CAP 16</p> <p>C158 CAP 16</p> <p>C159 CAP 16</p> <p>C160 CAP 16</p> <p>C161 CAP 16</p> <p>C162 CAP 16</p> <p>C163 CAP 16</p> <p>C164 CAP 16</p> <p>C165 CAP 20</p>	<p>C166 CAP 19</p> <p>C167 CAP 19</p> <p>C168 CAP 5</p> <p>C169 CAP 5</p> <p>C170 CAP 5</p> <p>C171 CAP 16</p> <p>C172 CAP 16</p> <p>C173 CAP 16</p> <p>C174 CAP 16</p> <p>C175 CAP 16</p> <p>C176 CAP 16</p> <p>C177 CAP 16</p> <p>C178 CAP 16</p> <p>C179 CAP 16</p> <p>C180 CAP 16</p> <p>C181 CAP 16</p> <p>C182 CAP 14</p> <p>C183 CAP 16</p> <p>C184 CAP 16</p> <p>C185 CAP 16</p> <p>C186 CAP 19</p> <p>C187 CAP 19</p> <p>C188 CAP 5</p> <p>C189 CAP 5</p> <p>C190 CAP 5</p> <p>C191 CAP 5</p> <p>C192 CAP 5</p> <p>C193 CAP 5</p> <p>C194 CAP 5</p> <p>C195 CAP 5</p> <p>C196 CAP 5</p> <p>C197 CAP 5</p> <p>C198 CAP 5</p> <p>C199 CAP 5</p> <p>C200 CAP 5</p> <p>C201 CAP 5</p> <p>C202 CAP 5</p> <p>C203 CAP 5</p> <p>C204 CAP 5</p> <p>C205 CAP 16</p> <p>C206 CAP 16</p> <p>C207 CAP 16</p> <p>C208 CAP 16</p> <p>C209 CAP 16</p> <p>C210 CAP 16</p> <p>C211 CAP 16</p> <p>C212 CAP 16</p> <p>C213 CAP 16</p> <p>C214 CAP 16</p> <p>C215 CAP 16</p> <p>C216 CAP 16</p> <p>C217 CAP 16</p> <p>C218 CAP 20</p> <p>C219 CAP 20</p> <p>C220 CAP 20</p> <p>C221 CAP 19</p> <p>C222 CAP 19</p> <p>C223 CAP 5</p> <p>C224 CAP 5</p> <p>C225 CAP 16</p> <p>C226 CAP 16</p> <p>C227 CAP 16</p> <p>C228 CAP 16</p> <p>C229 CAP 16</p> <p>C230 CAP 16</p> <p>C231 CAP 16</p> <p>C232 CAP 19</p> <p>C233 CAP 16</p> <p>C234 CAP 35</p> <p>C235 CAP 36</p> <p>C236 CAP 16</p> <p>C237 CAP 16</p> <p>C238 CAP 16</p> <p>C239 CAP 16</p> <p>C240 CAP 16</p> <p>C241 CAP 16</p> <p>C242 CAP 16</p> <p>C243 CAP 16</p> <p>C244 CAP 16</p> <p>C245 CAP 16</p> <p>C246 CAP 16</p> <p>C247 CAP 12</p> <p>C248 CAP 23</p> <p>C249 CAP 16</p> <p>C250 CAP 16</p> <p>C251 CAP 12</p> <p>C252 CAP 19</p> <p>C253 CAP 19</p> <p>C254 CAP 19</p> <p>C255 CAP 20</p> <p>C256 CAP 19</p> <p>C257 CAP 19</p> <p>C258 CAP 19</p> <p>C259 CAP 19</p> <p>C260 CAP 19</p> <p>C261 CAP 16</p> <p>C262 CAP 16</p> <p>C263 CAP 16</p> <p>C264 CAP 16</p> <p>C265 CAP 16</p> <p>C266 CAP 16</p> <p>C267 CAP 16</p> <p>C268 CAP 16</p> <p>C269 CAP 16</p> <p>C270 CAP 16</p> <p>C271 CAP 16</p> <p>C272 CAP 5</p> <p>C273 CAP 5</p> <p>C274 CAP 16</p> <p>C275 CAP 16</p> <p>C276 CAP 16</p> <p>C277 CAP 16</p> <p>C278 CAP 16</p> <p>C279 CAP 16</p> <p>C280 CAP 16</p> <p>C281 CAP 16</p> <p>C282 CAP 16</p> <p>C283 CAP 16</p> <p>C284 CAP 20</p> <p>C285 CAP 35</p> <p>C286 CAP 16</p> <p>C287 CAP 16</p> <p>C288 CAP 16</p> <p>C289 CAP 16</p> <p>C290 CAP 16</p> <p>C291 CAP 16</p> <p>C292 CAP 16</p> <p>C293 CAP 16</p> <p>C294 CAP 16</p> <p>C295 CAP 16</p> <p>C296 CAP 16</p> <p>C297 CAP 16</p> <p>C298 CAP 16</p> <p>C299 CAP 19</p> <p>C300 CAP 19</p> <p>C301 CAP 19</p> <p>C302 CAP 19</p> <p>C303 CAP 19</p> <p>C304 CAP 21</p> <p>C305 CAP 21</p> <p>C306 CAP 8</p> <p>C307 CAP 19</p> <p>C308 CAP 8</p> <p>C309 CAP 16</p> <p>C310 CAP 16</p> <p>C311 CAP 19</p> <p>C312 CAP 16</p> <p>C313 CAP 16</p> <p>C314 CAP 16</p> <p>C315 CAP 16</p> <p>C316 CAP 16</p> <p>C317 CAP 16</p> <p>C318 CAP 16</p> <p>C319 CAP 16</p> <p>C320 CAP 16</p> <p>C321 CAP 16</p> <p>C322 CAP 16</p> <p>C323 CAP 16</p> <p>C324 CAP 16</p> <p>C325 CAP 16</p> <p>C326 CAP 16</p> <p>C327 CAP 21</p> <p>C328 CAP 19</p> <p>C329 CAP 19</p> <p>C330 CAP 19</p> <p>C331 CAP 19</p> <p>C332 CAP 19</p> <p>C333 CAP 19</p> <p>C334 CAP 19</p> <p>C335 CAP 19</p>	<p>C336 CAP 16</p> <p>C337 CAP 16</p> <p>C338 CAP 19</p> <p>C339 CAP 21</p> <p>C340 CAP 5</p> <p>C341 CAP 5</p> <p>C342 CAP 5</p> <p>C343 CAP 5</p> <p>C344 CAP 5</p> <p>C345 CAP 5</p> <p>C346 CAP 5</p> <p>C347 CAP 5</p> <p>C348 CAP 16</p> <p>C349 CAP 16</p> <p>C350 CAP 16</p> <p>C351 CAP 16</p> <p>C352 CAP 16</p> <p>C353 CAP 16</p> <p>C354 CAP 16</p> <p>C355 CAP 16</p> <p>C356 CAP 16</p> <p>C357 CAP 16</p> <p>C358 CAP 16</p> <p>C359 CAP 16</p> <p>C360 CAP 21</p> <p>C361 CAP 21</p> <p>C362 CAP 21</p> <p>C363 CAP 21</p> <p>C364 CAP 21</p> <p>C365 CAP 21</p> <p>C366 CAP 21</p> <p>C367 CAP 21</p> <p>C368 CAP 21</p> <p>C369 CAP 21</p> <p>C370 CAP 21</p> <p>C371 CAP 21</p> <p>C372 CAP 21</p> <p>C373 CAP 21</p> <p>C374 CAP 21</p> <p>C375 CAP 21</p> <p>C376 CAP 16</p> <p>C377 CAP 16</p> <p>C378 CAP 16</p> <p>C379 CAP 21</p> <p>C380 CAP 21</p> <p>C381 CAP 21</p> <p>C382 CAP 21</p> <p>C383 CAP 21</p> <p>C384 CAP 21</p> <p>C385 CAP 21</p> <p>C386 CAP 21</p> <p>C387 CAP 21</p> <p>C388 CAP 21</p> <p>C389 CAP 21</p> <p>C390 CAP 21</p> <p>C391 CAP 21</p> <p>C392 CAP 21</p> <p>C393 CAP 21</p> <p>C394 CAP 16</p> <p>C395 CAP 16</p> <p>C396 CAP 16</p> <p>C397 CAP 16</p> <p>C398 CAP 16</p> <p>C399 CAP 16</p> <p>C400 CAP 16</p> <p>C401 CAP 16</p> <p>C402 CAP 16</p> <p>C403 CAP 16</p> <p>C404 CAP 16</p> <p>C405 CAP 16</p> <p>C406 CAP 16</p> <p>C407 CAP 16</p> <p>C408 CAP 21</p> <p>C409 CAP 21</p> <p>C410 CAP 21</p> <p>C411 CAP 21</p> <p>C412 CAP 21</p> <p>C413 CAP 9</p> <p>C414 CAP 21</p> <p>C415 CAP 21</p> <p>C416 CAP 21</p> <p>C417 CAP 16</p> <p>C418 CAP 16</p> <p>C419 CAP 14</p> <p>C420 CAP 21</p> <p>C421 CAP 21</p> <p>C422 CAP 16</p> <p>C423 CAP 16</p> <p>C424 CAP 14</p> <p>C425 CAP 21</p> <p>C426 CAP 21</p> <p>C427 CAP 35</p> <p>C428 CAP 21</p> <p>C429 CAP 21</p> <p>C430 CAP 35</p> <p>C431 CAP 35</p> <p>C432 CAP 35</p> <p>C433 CAP 16</p> <p>C434 CAP 21</p> <p>C435 CAP 21</p> <p>C436 CAP 21</p> <p>C437 CAP 21</p> <p>C438 CAP 21</p> <p>C439 CAP 35</p> <p>C440 CAP 22</p> <p>C441 CAP 35</p> <p>C442 CAP 35</p> <p>C443 CAP 35</p> <p>C444 CAP 35</p> <p>C445 CAP 35</p> <p>C446 CAP 35</p> <p>C447 CAP 35</p> <p>C448 CAP 35</p> <p>C449 CAP 21</p> <p>C450 CAP 21</p> <p>C451 CAP 9</p> <p>C452 CAP 22</p> <p>C453 CAP 28</p> <p>C454 CAP 28</p> <p>C455 CAP 34</p> <p>C456 CAP 34</p> <p>C457 CAP 28</p> <p>C458 CAP 32</p> <p>C459 CAP 35</p> <p>C460 CAP 9</p> <p>C461 CAP 33</p> <p>C462 CAP 33</p> <p>C463 CAP 33</p> <p>C464 CAP 28</p> <p>C465 CAP 28</p> <p>C466 CAP 28</p> <p>C467 CAP 17</p> <p>C468 CAP 28</p> <p>C469 CAP 26</p> <p>C470 CAP 9</p> <p>C471 CAP 6</p> <p>C472 CAP 28</p> <p>C473 CAP 28</p> <p>C474 CAP 28</p> <p>C475 CAP 28</p> <p>C476 CAP 28</p> <p>C477 CAP 28</p> <p>C478 CAP 26</p> <p>C479 CAP 9</p> <p>C480 CAP 16</p> <p>C481 CAP 11</p> <p>C482 CAP 16</p> <p>C483 CAP 19</p> <p>C484 CAP 22</p> <p>C485 CAP 33</p> <p>C486 CAP 28</p> <p>C487 CAP 28</p> <p>C488 CAP 28</p> <p>C489 CAP 28</p> <p>C490 CAP 11</p> <p>C491 CAP 28</p> <p>C492 CAP 28</p> <p>C493 CAP 28</p> <p>C494 CAP 19</p> <p>C495 CAP 33</p> <p>C496 CAP 28</p> <p>C497 CAP 35</p> <p>C498 CAP 35</p> <p>C499 CAP 36</p> <p>C500 CAP 21</p> <p>C501 CAP 28</p>	<p>C502 CAP 28</p> <p>C503 CAP 28</p> <p>C504 CAP 28</p> <p>C505 CAP 28</p> <p>C506 CAP 28</p> <p>C507 CAP 35</p> <p>C508 CAP 35</p> <p>C509 CAP 33</p> <p>C510 CAP 33</p> <p>C511 CAP 35</p> <p>C512 CAP 35</p> <p>C513 CAP 26</p> <p>C514 CAP 35</p> <p>C515 CAP 19</p> <p>C516 CAP 34</p> <p>C517 CAP 16</p> <p>C518 CAP 35</p> <p>C519 CAP 35</p> <p>C520 CAP 28</p> <p>C521 CAP 35</p> <p>C522 CAP 11</p> <p>C523 CAP 11</p> <p>C524 CAP 11</p> <p>C525 CAP 11</p> <p>C526 CAP 11</p> <p>C527 CAP 11</p> <p>C528 CAP 30</p> <p>C529 CAP 35</p> <p>C530 CAP 21</p> <p>C531 CAP 36</p> <p>C532 CAP 21</p> <p>C533 CAP 34</p> <p>C534 CAP 34</p> <p>C535 CAP 33</p> <p>C536 CAP 33</p> <p>C537 CAP 16</p> <p>C538 CAP 16</p> <p>C539 CAP 29</p> <p>C540 CAP 29</p> <p>C541 CAP 29</p> <p>C542 CAP 11</p> <p>C543 CAP 16</p> <p>C544 CAP 36</p> <p>C545 CAP 34</p> <p>C546 CAP 19</p> <p>C547 CAP 32</p> <p>C548 CAP 11</p> <p>C549 CAP 11</p> <p>C550 CAP 21</p> <p>C551 CAP 11</p> <p>C552 CAP 16</p> <p>C553 CAP 33</p> <p>C554 CAP 33</p> <p>C555 CAP 19</p> <p>C556 CAP 30</p> <p>C557 CAP 32</p> <p>C558 CAP 36</p> <p>C559 CAP 36</p> <p>C560 CAP 34</p> <p>C561 CAP 39</p> <p>C562 CAP 39</p> <p>C563 CAP 32</p> <p>C564 CAP 32</p> <p>C565 CAP 11</p> <p>C566 CAP 35</p> <p>C567 CAP 35</p> <p>C568 CAP 35</p> <p>C569 CAP 35</p> <p>C570 CAP 35</p> <p>C571 CAP 29</p> <p>C572 CAP 10</p> <p>C573 CAP 10</p> <p>C574 CAP 10</p> <p>C575 CAP 11</p> <p>C576 CAP 34</p> <p>C577 CAP 29</p> <p>C578 CAP 16</p> <p>C579 CAP 32</p> <p>C580 CAP 36</p> <p>C581 CAP 36</p> <p>C582 CAP 36</p> <p>C583 CAP 36</p> <p>C584 CAP 36</p> <p>C585 CAP 36</p> <p>C586 CAP 36</p> <p>C587 CAP 36</p> <p>C588 CAP 36</p> <p>C589 CAP 36</p> <p>C590 CAP 36</p> <p>C591 CAP 36</p> <p>C592 CAP 36</p> <p>C593 CAP 36</p> <p>C594 CAP 36</p> <p>C595 CAP 36</p> <p>C596 CAP 36</p> <p>C597 CAP 36</p> <p>C598 CAP 36</p> <p>C599 CAP 36</p> <p>C600 CAP 36</p> <p>C601 CAP 36</p> <p>C602 CAP 36</p> <p>C603 CAP 36</p> <p>C604 CAP 36</p> <p>C605 CAP 36</p> <p>C606 CAP 36</p> <p>C607 CAP 36</p> <p>C608 CAP 36</p> <p>C609 CAP 36</p> <p>C610 CAP 36</p> <p>C611 CAP 36</p> <p>C612 CAP 36</p> <p>C613 CAP 36</p> <p>C614 CAP 36</p> <p>C615 CAP 36</p> <p>C616 CAP 36</p> <p>C617 CAP 36</p> <p>C618 CAP 36</p> <p>C619 CAP 36</p> <p>C620 CAP 36</p> <p>C621 CAP 36</p> <p>C622 CAP 36</p> <p>C623 CAP 36</p> <p>C624 CAP 36</p> <p>C625 CAP 36</p> <p>C626 CAP 36</p> <p>C627 CAP 36</p> <p>C628 CAP 36</p> <p>C629 CAP 36</p> <p>C630 CAP 36</p> <p>C631 CAP 36</p> <p>C632 CAP 36</p> <p>C633 CAP 36</p> <p>C634 CAP 36</p> <p>C635 CAP 36</p> <p>C636 CAP 36</p> <p>C637 CAP 36</p> <p>C638 CAP 36</p> <p>C639 CAP 36</p> <p>C640 CAP 36</p> <p>C641 CAP 36</p> <p>C642 CAP 36</p> <p>C643 CAP 36</p> <p>C644 CAP 36</p> <p>C645 CAP 36</p> <p>C646 CAP 36</p> <p>C647 CAP 36</p> <p>C648 CAP 36</p> <p>C649 CAP 36</p> <p>C650 CAP 36</p> <p>C651 CAP 36</p> <p>C652 CAP 36</p> <p>C653 CAP 36</p> <p>C654 CAP 36</p> <p>C655 CAP 36</p> <p>C656 CAP 36</p> <p>C657 CAP 36</p> <p>C658 CAP 36</p> <p>C659 CAP 36</p> <p>C660 CAP 36</p> <p>C661 CAP 36</p> <p>C662 CAP 36</p> <p>C663 CAP 36</p> <p>C664 CAP 36</p> <p>C665 CAP 36</p> <p>C666 CAP 36</p> <p>C667 CAP 36</p> <p>C668 CAP 36</p> <p>C669 CAP 36</p>	<p>C670 CAP 23</p> <p>C671 CAP 21</p> <p>C672 CAP 21</p> <p>C673 CAP 21</p> <p>C674 CAP 21</p> <p>C675 CAP 21</p> <p>C676 CAP 21</p> <p>C677 CAP 26</p> <p>C678 CAP 26</p> <p>C679 CAP 35</p> <p>C680 CAP 35</p> <p>C681 CAP 26</p> <p>C682 CAP 35</p> <p>C683 CAP 36</p> <p>C684 CAP 36</p> <p>C685 CAP 36</p> <p>C686 CAP 14</p> <p>C687 CAP 35</p> <p>C688 CAP 26</p> <p>C689 CAP 35</p> <p>C690 CAP 26</p> <p>C691 CAP 34</p> <p>C692 CAP 34</p> <p>C693 CAP 15</p> <p>C694 CAP 26</p> <p>C695 CAP 22</p> <p>C696 CAP 22</p> <p>C697 CAP 35</p> <p>C698 CAP 35</p> <p>C699 CAP 35</p> <p>C700 CAP 35</p> <p>C701 CAP 21</p> <p>C702 CAP 22</p> <p>C703 CAP 21</p> <p>C704 CAP 21</p> <p>C705 CAP 21</p> <p>C706 CAP 22</p> <p>C707 CAP 22</p> <p>C708 CAP 22</p> <p>C709 CAP 22</p> <p>C710 CAP 22</p> <p>C711 CAP 22</p> <p>C712 CAP 22</p> <p>C713 CAP 22</p> <p>C714 CAP 22</p> <p>C715 CAP 22</p> <p>C716 CAP 22</p> <p>C717 CAP 22</p> <p>C718 CAP 22</p> <p>C719 CAP 19</p> <p>C720 CAP 19</p> <p>C721 CAP 19</p> <p>C722 CAP 21</p> <p>C723 CAP 21</p> <p>C724 CAP 22</p> <p>C725 CAP 21</p> <p>C726 CAP 34</p> <p>C727 CAP 10</p> <p>C728 CAP 35</p> <p>C729 CAP 35</p> <p>C730 CAP 35</p> <p>C731 CAP 35</p> <p>C732 CAP 32</p> <p>C733 CAP 35</p> <p>C734 CAP 35</p> <p>C735 CAP 35</p> <p>C736 CAP 35</p> <p>C737 CAP 35</p> <p>C738 CAP 35</p> <p>C739 CAP 35</p> <p>C740 CAP 35</p> <p>C741 CAP 10</p> <p>C742 CAP 10</p> <p>C743 CAP 10</p> <p>C744 CAP 10</p> <p>C745 CAP 36</p> <p>C746 CAP 16</p> <p>C747 CAP 10</p> <p>C748 CAP 10</p> <p>C749 CAP 21</p> <p>C750 CAP 33</p> <p>C751 CAP 33</p> <p>C752 CAP 33</p> <p>C753 CAP 10</p> <p>C754 CAP 28</p> <p>C755 CAP 28</p> <p>C756 CAP 34</p> <p>C757 CAP 32</p> <p>C758 CAP 34</p> <p>C759 CAP 34</p> <p>C760 CAP 34</p> <p>C761 CAP 21</p> <p>C762 CAP 19</p> <p>C763 CAP 34</p> <p>C764 CAP 34</p> <p>C765 CAP 33</p> <p>C766 CAP 35</p> <p>C767 CAP 26</p> <p>C768 CAP 35</p> <p>C769 CAP 11</p> <p>C770 CAP 34</p> <p>C771 CAP 32</p> <p>C772 CAP 32</p> <p>C773 CAP 32</p> <p>C774 CAP 30</p> <p>C775 CAP 35</p> <p>C776 CAP 17</p> <p>C777 CAP 29</p> <p>C778 CAP 24</p> <p>C779 CAP 34</p> <p>C780 CAP 36</p> <p>C781 CAP 33</p> <p>C782 CAP 36</p> <p>C783 CAP 17</p> <p>C784 CAP 30</p> <p>C785 CAP 34</p> <p>C786 CAP 34</p> <p>C787 CAP 30</p> <p>C788 CAP 36</p> <p>C789 CAP 17</p> <p>C790 CAP 17</p> <p>C791 CAP 17</p> <p>C792 CAP 30</p> <p>C793 CAP 33</p> <p>C794 CAP 33</p> <p>C795 CAP 17</p> <p>C796 CAP 17</p> <p>C797 CAP 17</p> <p>C798 CAP 17</p> <p>C799 CAP 30</p> <p>C800 CAP 33</p> <p>C801 CAP 32</p> <p>C802 CAP 32</p> <p>C803 CAP 32</p> <p>C804 CAP 32</p> <p>C805 CAP 30</p> <p>C806 CAP 34</p> <p>C807 CAP 28</p> <p>C808 CAP 29</p> <p>C809 CAP 36</p> <p>C810 CAP 29</p> <p>C811 CAP 34</p> <p>C812 CAP 20</p> <p>C813 CAP 28</p> <p>C814 CAP 23</p> <p>C815 CAP 23</p> <p>C816 CAP 16</p> <p>C817 CAP 32</p> <p>C818 CAP 32</p> <p>C819 CAP 19</p> <p>C820 CAP 33</p> <p>C821 CAP 33</p> <p>C822 CAP 33</p> <p>C823 CAP 34</p> <p>C824 CAP 34</p> <p>C825 CAP 34</p> <p>C826 CAP 34</p> <p>C827 CAP 34</p> <p>C828 CAP 34</p> <p>C829 CAP 31</p> <p>C830 CAP 27</p> <p>C831 CAP 31</p> <p>C832 CAP 31</p> <p>C833 CAP 27</p> <p>C834 CAP 27</p> <p>C835 CAP 27</p> <p>C836 CAP 27</p> <p>C837 CAP 27</p>	<p>C838 CAP 27</p> <p>C839 CAP 27</p> <p>C840 CAP 27</p> <p>C841 CAP 27</p> <p>C842 CAP 27</p> <p>C843 CAP 27</p> <p>C844 CAP 27</p> <p>C845 CAP 27</p> <p>C846 CAP 26</p> <p>C847 CAP 35</p> <p>C848 CAP 21</p> <p>C849 CAP 21</p> <p>C850 CAP 21</p> <p>C851 CAP 21</p> <p>C852 CAP 21</p> <p>C853 CAP 21</p> <p>C854 CAP 21</p> <p>C855 CAP 21</p> <p>C856 CAP 21</p> <p>C857 CAP 21</p> <p>C858 CAP 21</p> <p>C859 CAP 21</p> <p>C860 CAP 21</p> <p>C861 CAP 21</p> <p>C862 CAP 21</p> <p>C863 CAP 21</p> <p>C864 CAP 21</p> <p>C865 CAP 21</p> <p>C866 CAP 21</p> <p>C867 CAP 21</p> <p>C868 CAP 21</p> <p>C869 CAP 21</p> <p>C870 CAP 21</p> <p>C871 CAP 21</p> <p>C872 CAP 21</p> <p>C873 CAP 21</p> <p>C874 CAP 21</p> <p>C875 CAP 21</p> <p>C876 CAP 21</p> <p>C877 CAP 21</p> <p>C878 CAP 21</p> <p>C879 CAP 21</p> <p>C880 CAP 21</p> <p>C881 CAP 21</p> <p>C882 CAP 19</p> <p>C883 CAP 22</p> <p>C884 CAP 35</p> <p>C885 CAP 22</p> <p>C886 CAP 36</p> <p>C887 CAP 36</p> <p>C888 CAP 21</p> <p>C889 CAP 21</p> <p>C890 CAP 36</p> <p>C891 CAP 36</p> <p>C892 CAP 36</p> <p>C893 CAP 36</p> <p>C894 CAP 36</p> <p>C895 CAP 26</p> <p>C896 CAP 26</p> <p>C897 CAP 26</p> <p>C898 CAP 26</p> <p>C899 CAP 26</p> <p>C900 CAP 26</p> <p>C901 CAP 26</p> <p>C902 CAP 26</p> <p>C903 CAP 26</p> <p>C904 CAP 26</p> <p>C905 CAP 26</p> <p>C906 CAP 26</p> <p>C907 CAP 26</p> <p>C908 CAP 26</p> <p>C909 CAP 26</p> <p>C910 CAP 26</p> <p>C911 CAP 26</p> <p>C912 CAP 21</p> <p>C913 CAP 19</p> <p>C914 CAP 24</p> <p>C915 CAP 24</p> <p>C916 CAP 24</p> <p>C917 CAP 24</p> <p>C918 CAP 24</p> <p>C919 CAP 24</p> <p>C920 CAP 24</p> <p>C921 CAP 24</p> <p>C922 CAP 24</p> <p>C923 CAP 24</p> <p>C924 CAP 24</p> <p>C925 CAP 24</p> <p>C926 CAP 24</p> <p>C927 CAP 24</p> <p>C928 CAP 24</p> <p>C929 CAP 24</p> <p>C930 CAP 24</p> <p>C931 CAP 24</p> <p>C932 CAP 24</p> <p>C933 CAP 24</p> <p>C934 CAP 24</p> <p>C935 CAP 24</p> <p>C936 CAP 24</p> <p>C937 CAP 24</p> <p>C938 CAP 6</p> <p>C939 CAP 20</p> <p>C940 CAP 20</p> <p>C941 CAP 20</p> <p>C942 CAP 20</p> <p>C943 CAP 20</p> <p>C944 CAP 20</p> <p>C945 CAP 5</p> <p>C946 CAP 20</p> <p>C947 CAP 20</p> <p>C948 CAP 20</p> <p>C949 CAP 20</p> <p>C950 CAP 20</p> <p>C951 CAP 20</p> <p>C952 CAP 20</p> <p>C9</p>		



