

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PDFCSA

CONTENTS

SYNC MASTER

DATE

11

2

Table Of Contents

N/A

N/A

23

2

Board Information

N/A

N/A

34

3

System Block Diagram

MARIAS

08/24/2005

45

4

Power Block Diagram

MARIAS

08/24/2005

56

5

Revision History

N/A

N/A

67

6

Q41C Pin Swaps

N/A

N/A

78

7

Functional Test Points

MARIAS

08/24/2005

89

8

I2C Connections

MARIAS

08/24/2005

90

9

JTAG Connections

MARIAS

08/24/2005

101

10

Power Synonyms

MARIAS

08/24/2005

112

11

Signal Synonyms

MARIAS

08/24/2005

123

12

Power Inputs

MARIAS

08/24/2005

134

13

Battery Charger

MARIAS

08/24/2005

145

14

12.8V PBUS/PMU Supplies

MARIAS

08/24/2005

156

15

5V/3.3V Supplies

MARIAS

08/24/2005

167

16

1.8V/1.5V Supplies

MARIAS

08/24/2005

178

17

2.5V Supply

MARIAS

08/24/2005

189

19

Vesta Power & Misc

MARIAS

08/24/2005

190

21

I2 Power

MARIAS

08/24/2005

201

22

I2 Power Supplies

MARIAS

08/24/2005

212

23

I2 Supplemental

MARIAS

08/24/2005

223

24

I2 Miscellaneous

MARIAS

08/24/2005

234

25

PCI Clock Buffer

MARIAS

08/24/2005

245

26

LEDs/Reset/Debug

MARIAS

08/24/2005

256

27

Power Management Unit (PMU05)

MARIAS

08/24/2005

267

29

Power Sequencing

MARIAS

08/24/2005

278

30

Fan Controller

MARIAS

08/24/2005

289

31

ALS Support

MARIAS

08/24/2005

290

32

Sudden Motion Sensor

MARIAS

08/24/2005

301

33

Q41C Internal I/O I

N/A

N/A

312

34

Q41C Internal I/O II

N/A

N/A

323

35

I2 Processor Interface

MARIAS

08/24/2005

334

36

A8 MaxBus (CPU0)

MARIAS

08/24/2005

345

37

A8 Configuration Straps

MARIAS

08/24/2005

356

38

A8 Power (CPU0)

MARIAS

08/24/2005

367

39

CPU VCore Supply

MARIAS

08/24/2005

378

46

CPU AVDD Supply

MARIAS

08/24/2005

389

47

I2 Memory Interface

MARIAS

08/24/2005

390

48

Memory Series Termination

MARIAS-NDIFF

N/A

401

50

DDR2 SO-DIMM Slot A

MARIAS-MDIFF

N/A

PDFCSA

CONTENTS

SYNC MASTER

DATE

4152

52

DDR2 SO-DIMM Slot B

MARIAS-MDIFF

N/A

4255

55

M11 Frame Buffer Constraints

MARIAS

08/24/2005

4356

56

I2 AGP Interface

MARIAS

08/24/2005

4457

57

GPU (M11) AGP Interface

MARIAS

08/24/2005

4558

58

GPU VCore Supply

MARIAS

08/24/2005

4659

59

GPU (M11) Core Power

MARIAS

08/24/2005

4760

60

GPU (M11) I/O Power

MARIAS

08/24/2005

4861

61

GPU (M11) Frame Buffer I/F

MARIAS

08/24/2005

4962

62

GPU Frame Buffer A

MARIAS

08/24/2005

5063

63

GPU Frame Buffer B

MARIAS

08/24/2005

5164

64

GPU (M11) GPIOs/Straps

MARIAS

08/24/2005

5265

65

GPU (M11) Clocks/Misc

MARIAS

08/24/2005

5366

66

GPU (M11) DVI/DAC Outputs

MARIAS

08/24/2005

5467

67

Lower TMDS Transmitter

MARIAS

08/24/2005

5568

68

Upper TMDS Transmitter

MARIAS

08/24/2005

5669

69

Internal Display Conns

MARIAS

08/24/2005

5770

70

External Display Conns

MARIAS-PDIFF

06/02/2005

5871

71

BootROM

MARIAS

08/24/2005

5972

72

I2 PCI Interface

MARIAS

08/24/2005

6073

73

Q85 AIRPORT/BT CONN

MARIAS-MDIFF

N/A

6174

74

Cardbus

MARIAS

08/24/2005

6275

75

NEC USB2

MARIAS

08/24/2005

6381

81

I2 UATA Interface

MARIAS

08/24/2005

6482

82

HDD/ODD Connectors

MARIAS-PDIFF

06/02/2005

6584

84

I2 Ethernet Interface

MARIAS

08/24/2005

6685

85

Vesta Ethernet PHY

MARIAS

08/24/2005

6786

86

Ethernet Connector

N/A

N/A

6888

88

I2 FireWire Interface

MARIAS

08/24/2005

6989

89

Vesta FireWire PHY

MARIAS

08/24/2005

7090

90

FireWire Ports

MARIAS-PDIFF

06/02/2005

7191

91

FireWire Series Term

MARIAS

08/24/2005

7292

92

I2 USB Interface

MARIAS

08/24/2005

7393

93

NEC USB2 Interface

MARIAS

08/24/2005

74100

100

Audio Board Connector

N/A

N/A

75110

110

Spacing & Physical Constraints

MARIAS

08/24/2005

76111

111

Spacing & Physical Constraints 2

MARIAS

08/24/2005

77112

112

Cross Reference Page

78113

113

Cross Reference Page

79114

114

Cross Reference Page

80115

115

Cross Reference Page

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PDFCSA

CONTENTS

SYNC MASTER

DATE

11

2

Table Of Contents

N/A

N/A

23

2

Board Information

N/A

N/A

34

3

System Block Diagram

MARIAS

08/24/2005

45

4

Power Block Diagram

MARIAS

08/24/2005

56

5

Revision History

N/A

N/A

67

6

Q41C Pin Swaps

N/A

N/A

78

7

Functional Test Points

MARIAS

08/24/2005

89

8

I2C Connections

MARIAS

08/24/2005

90

9

JTAG Connections

MARIAS

08/24/2005

101

10

Power Synonyms

MARIAS

08/24/2005

112

11

Signal Synonyms

MARIAS

08/24/2005

123

12

Power Inputs

MARIAS

08/24/2005

134

13

Battery Charger

MARIAS

08/24/2005

145

14

12.8V PBUS/PMU Supplies

MARIAS

08/24/2005

156

15

5V/3.3V Supplies

MARIAS

08/24/2005

167

16

1.8V/1.5V Supplies

MARIAS

08/24/2005

178

17

2.5V Supply

MARIAS

08/24/2005

189

19

Vesta Power & Misc

MARIAS

08/24/2005

190

21

I2 Power

MARIAS

08/24/2005

201

22

I2 Power Supplies

MARIAS

08/24/2005

212

23

I2 Supplemental

MARIAS

08/24/2005

223

24

I2 Miscellaneous

MARIAS

08/24/2005

234

25

PCI Clock Buffer

MARIAS

08/24/2005

245

26

LEDs/Reset/Debug

MARIAS

08/24/2005

256

27

Power Management Unit (PMU05)

MARIAS

08/24/2005

267

29

Power Sequencing

MARIAS

08/24/2005

278

30

Fan Controller

MARIAS

08/24/2005

289

31

ALS Support

MARIAS

08/24/2005

290

32

Sudden Motion Sensor

MARIAS

08/24/2005

301

33

Q41C Internal I/O I

N/A

N/A

312

34

Q41C Internal I/O II

N/A

N/A

323

35

I2 Processor Interface

MARIAS

08/24/2005

334

36

A8 MaxBus (CPU0)

MARIAS

08/24/2005

345

37

A8 Configuration Straps

MARIAS

08/24/2005

356

38

A8 Power (CPU0)

MARIAS

08/24/2005

367

39

CPU VCore Supply

MARIAS

08/24/2005

378

46

CPU AVDD Supply

MARIAS

08/24/2005

389

47

I2 Memory Interface

MARIAS

08/24/2005

390

48

Memory Series Termination

MARIAS-NDIFF

N/A

401

50

DDR2 SO-DIMM Slot A

MARIAS-MDIFF

N/A

PDFCSA

CONTENTS

SYNC MASTER

DATE

4152

52

DDR2 SO-DIMM Slot B

MARIAS-MDIFF

N/A

4255

55

M11 Frame Buffer Constraints

MARIAS

08/24/2005

4356

56

I2 AGP Interface

MARIAS

08/24/2005

4457

57

GPU (M11) AGP Interface

MARIAS

08/24/2005

4558

58

GPU VCore Supply

MARIAS

08/24/2005

4659

59

GPU (M11) Core Power

MARIAS

08/24/2005

4760

60

GPU (M11) I/O Power

MARIAS

08/24/2005

4861

61

GPU (M11) Frame Buffer I/F

MARIAS

08/24/2005

4962

62

GPU Frame Buffer A

MARIAS

08/24/2005

5063

63

GPU Frame Buffer B

MARIAS

08/24/2005

5164

64

GPU (M11) GPIOs/Straps

MARIAS

08/24/2005

5265

65

GPU (M11) Clocks/Misc

MARIAS

08/24/2005

5366

66

GPU (M11) DVI/DAC Outputs

MARIAS

08/24/2005

5467

67

Lower TMDS Transmitter

MARIAS

08/24/2005

5568

68

Upper TMDS Transmitter

MARIAS

08/24/2005

5669

69

Internal Display Conns

MARIAS

08/24/2005

5770

70

External Display Conns

MARIAS-PDIFF

06/02/2005

5871

71

BootROM

MARIAS

08/24/2005

5972

72

I2 PCI Interface

MARIAS

08/24/2005

6073

73

Q85 AIRPORT/BT CONN

MARIAS-MDIFF

N/A

6174

74

Cardbus

MARIAS

08/24/2005

6275

75

NEC USB2

MARIAS

08/24/2005

6381

81

I2 UATA Interface

MARIAS

08/24/2005

6482

82

HDD/ODD Connectors

MARIAS-PDIFF

06/02/2005

6584

84

I2 Ethernet Interface

MARIAS

08/24/2005

6685

85

Vesta Ethernet PHY

MARIAS

08/24/2005

6786

86

Ethernet Connector

N/A

N/A

6888

88

I2 FireWire Interface

MARIAS

08/24/2005

6989

89

Vesta FireWire PHY

MARIAS

08/24/2005

7090

90

FireWire Ports

MARIAS-PDIFF

06/02/2005

7191

91

FireWire Series Term

MARIAS

08/24/2005

7292

92

I2 USB Interface

MARIAS

08/24/2005

7393

93

NEC USB2 Interface

MARIAS

08/24/2005

74100

100

Audio Board Connector

N/A

N/A

75110

110

Spacing & Physical Constraints

MARIAS

08/24/2005

76111

111

Spacing & Physical Constraints 2

MARIAS

08/24/2005

77112

112

Cross Reference Page

78113

113

Cross Reference Page

79114

114

Cross Reference Page

80115

115

Cross Reference Page

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PDFCSA

CONTENTS

SYNC MASTER

DATE

11

2

Table Of Contents

N/A

N/A

23

2

Board Information

N/A

N/A

34

3

System Block Diagram

MARIAS

08/24/2005

45

4

Power Block Diagram

MARIAS

08/24/2005

56

5

Revision History

N/A

N/A

67

6

Q41C Pin Swaps

N/A

N/A

78

7

Functional Test Points

MARIAS

08/24/2005

89

8

I2C Connections

MARIAS

08/24/2005

90

9

JTAG Connections

MARIAS

08/24/2005

101

10

Power Synonyms

MARIAS

08/24/2005

112

11

Signal Synonyms

MARIAS

08/24/2005

123

12

Power Inputs

MARIAS

08/24/2005

134

13

Battery Charger

MARIAS

08/24/2005

145

14

12.8V PBUS/PMU Supplies

MARIAS

08/24/2005

156

15

5V/3.3V Supplies

MARIAS

08/24/2005

167

16

1.8V/1.5V Supplies

MARIAS

08/24/2005

178

17

2.5V Supply

MARIAS

08/24/2005

189

19

Vesta Power & Misc

MARIAS

08/24/2005

190

21

I2 Power

MARIAS

08/24/2005

201

22

I2 Power Supplies

MARIAS

08/24/2005

212

23

I2 Supplemental

MARIAS

08/24/2005

223

24

I2 Miscellaneous

MARIAS

08/24/2005

234

25

PCI Clock Buffer

MARIAS

08/24/2005

245

26

LEDs/Reset/Debug

MARIAS

08/24/2005

256

27

Power Management Unit (PMU05)

MARIAS

08/24/2005

267

29

Power Sequencing

MARIAS

08/24/2005

278

30

Fan Controller

MARIAS

08/24/2005

289

31

ALS Support

MARIAS

08/24/2005

290

32

Sudden Motion Sensor

MARIAS

08/24/2005

301

33

Q41C Internal I/O I

N/A

N/A

312

34

Q41C Internal I/O II

N/A

N/A

323

35

I2 Processor Interface

MARIAS

08/24/2005

334

36

A8 MaxBus (CPU0)

MARIAS

08/24/2005

345

37

A8 Configuration Straps

MARIAS

08/24/2005

356

38

A8 Power (CPU0)

MARIAS

08/24/2005

367

39

CPU VCore Supply

MARIAS

08/24/2005

378

46

CPU AVDD Supply

MARIAS

08/24/2005

389

47

I2 Memory Interface

MARIAS

08/24/2005

390

48

Memory Series Termination

MARIAS-NDIFF

N/A

401

50

DDR2 SO-DIMM Slot A

MARIAS-MDIFF

N/A

PDFCSA

CONTENTS

SYNC MASTER

DATE

4152

52

DDR2 SO-DIMM Slot B

MARIAS-MDIFF

N/A

4255

55

M11 Frame Buffer Constraints

MARIAS

08/24/2005

4356

56

I2 AGP Interface

MARIAS

08/24/2005

4457

57

GPU (M11) AGP Interface

MARIAS

08/24/2005

4558

58

GPU VCore Supply

MARIAS

08/24/2005

4659

59

GPU (M11) Core Power

MARIAS

08/24/2005

4760

60

GPU (M11) I/O Power

MARIAS

08/24/2005

4861

61

GPU (M11) Frame Buffer I/F

MARIAS

08/24/2005

4962

62

GPU Frame Buffer A

MARIAS

08/24/2005

5063

63

GPU Frame Buffer B

MARIAS

08/24/2005

5164

64

GPU (M11) GPIOs/Straps

MARIAS

08/24/2005

5265

65

GPU (M11) Clocks/Misc

MARIAS

08/24/2005

5366

66

GPU (M11) DVI/DAC Outputs

MARIAS

08/24/2005

5467

67

Lower TMDS Transmitter

MARIAS

08/24/2005

5568

68

Upper TMDS Transmitter

MARIAS

08/24/2005

5669

69

Internal Display Conns

MARIAS

08/24/2005

5770

70

External Display Conns

MARIAS-PDIFF

06/02/2005

5871

71

BootROM

MARIAS

08/24/2005

5972

72

I2 PCI Interface

MARIAS

08/24/2005

6073

73

Q85 AIRPORT/BT CONN

MARIAS-MDIFF

N/A

6174

74

Cardbus

MARIAS

08/24/2005

6275

75

NEC USB2

MARIAS

08/24/2005

6381

81

I2 UATA Interface

MARIAS

08/24/2005

6482

82

HDD/ODD Connectors

MARIAS-PDIFF

06/02/2005

6584

84

I2 Ethernet Interface

MARIAS

08/24/2005

6685

85

Vesta Ethernet PHY

MARIAS

08/24/2005

6786

86

Ethernet Connector

N/A

N/A

6888

88

I2 FireWire Interface

MARIAS

08/24/2005

6989

89

Vesta FireWire PHY

MARIAS

08/24/2005

7090

90

FireWire Ports

MARIAS-PDIFF

06/02/2005

7191

91

FireWire Series Term

MARIAS

08/24/2005

7292

92

I2 USB Interface

MARIAS

08/24/2005

7393

93

NEC USB2 Interface

MARIAS

08/24/2005

74100

100

Audio Board Connector

N/A

N/A

75110

110

Spacing & Physical Constraints

MARIAS

08/24/2005

76111

111

Spacing & Physical Constraints 2

MARIAS

08/24/2005

77112

112

Cross Reference Page


78113

113

Cross Reference Page

791

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DC

Layer-specific rules for 50-ohm single-ended impedance					
TABLE_SPACING_RULE					
TABLE_SPACING_RULE					
50_OHM_SE	*		2.5 MM	0.125 MM	2.5 MM 1.0 MM
TABLE_PHYSICAL_RULE					
TABLE_PHYSICAL_RULE					
50_OHM_SE	*	Y	0.100 MM	0.100 MM	1.25 MM

B

TMDS RETURN CURRENT VIAS

ZT0250
HOLE-VIA-P5RP25
1

ZT0254
HOLE-VIA-P5RP25
1

ZT0251
HOLE-VIA-P5RP25
1

ZT0255
HOLE-VIA-P5RP25
1

ZT0252
HOLE-VIA-P5RP25
1

ZT0256
HOLE-VIA-P5RP25
1

ZT0253
HOLE-VIA-P5RP25
1

ZT0257
HOLE-VIA-P5RP25
1

SI TMDS DP<2> _ 54
NO_TEST=YES


TABLE BOARD INFO


Module Components

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0383	1	IC,ASIC,I2,REV1.2,NB/SB,974 BGA	U2100	CRITICAL	
337S3135	1	IC,PMU05,BLANK,QFP	U2700	CRITICAL	PMU_BLANK
341S1772	1	IC,PMU05,Vxxx,QFP	U2700	CRITICAL	PMU_PROG
337S3181	1	IC,A7PM,R1.5,1.67GHZ,LGA,1.28V,25W,85C	U3600	CRITICAL	A7PM_1P67_LGA
337S3077	1	IC,A8,xxxGHZ	U3600	CRITICAL	CPU_A8
338S0252	1	IC,GPU,M11P	U5700	CRITICAL	GPU_LF
338S0299	1	IC,GPU,M11P,EUTECTIC	U5700	CRITICAL	GPU_EUTECTIC
335S0088	1	BOOTROM,BLANK	U7100	CRITICAL	BOOTROM_BLANK
341S1739	1	IC,BOOTROM,B,Q41C	U7100	CRITICAL	BOOTROM_PROG
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U8500	CRITICAL	
333S0317	4	IC,GDDR SDRAM,2MX32K4,300MHZ, LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_SAMSUNG
333S0314	4	IC,GDDR SDRAM,2MX32K4,300MHZ, LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_HYNIX

<h1 style="text-align: center;">Board Information</h1>	
SYNC_MASTER=N/A	SYNC_DATE=N/A
<h2 style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</h2>	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p>	
<p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p>	
<p>II NOT TO REPRODUCE OR COPY IT</p>	
<p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	

A





REVISION HISTORY

PROTO

04/05/2005	- Beginning revision history
	- Sync'd FB pin swaps from 051-5838
	- Pinned out audio connector per flex cable
04/07/2005	- Pinned out left USB/ALS connector per flex cable
	- Moved modem connector to non-shared page
	- Updated chassis ground connector
	- Pin swapped DDR2 according to layout
04/11/2005	- Added audio caps to XSR (CA033, CA050, CA051)
04/12/2005	- Updated wireless connector pinout according to flex
	- Implemented more DDR2 pin swaps
	- Implemented pin swaps on FW data lines
	- Added RAM DOS N pulldowns
	- Corrected most line and neck width properties
04/14/2005	- Switched GPU to M11
	- Added GPU Vcore mux circuit
04/19/2005	- Added NO TEST property to buses between JTAG enabled devices
	- Pinned swapped FB I/F for M11
04/20/2005	- Corrected USB connector to PWRON instead of RUN (Wake-on-LAN)
	- Corrected Vesta reset and Ethernet LOWPOWER circuits
	- Changed RS640 and RS640V to take GPU at 1.5V, 0.05v
	- Added page 6 and modified pages 11, 35, 81 for design specific pin swaps
	- Separated GPU VMREF into two dividers
04/26/2005	- Added 8 vias for TMDMS return current
	- Added LVDS electrical constraint set properties
	- Added NO TEST property to 81 TMDMS pins (for TP)
04/27/2005	- Changed MIN NECK WIDTH property on TMDMS power rails to 0.2 mm
	- Changed sender or debug connector
	- Removed C637 due to NCO violation
04/29/2005	- Schematic released as REV 01 for PROTO

EVT

```
05/04/2005 - Added SYNNONYS to allow DVO and USB pulldown pinswaps
05/04/2005 - Added missing pullup
05/04/2005 - Added missing pullup to Wenta1-LWRN 1394
05/16/2005 - Various lead-free replacements
05/16/2005 - Various lead-free replacements on page 86
05/12/2005 - Added 2.0-luf caps to VGA sync buffers
05/12/2005 - Added 2.0-luf caps to VGA sync buffers
05/12/2005 - Added 2.0-luf caps to VGA sync buffers
05/12/2005 - Various lead-free replacements
05/12/2005 - Various lead-free replacements
05/12/2005 - Removed SMDSP microcontroller
05/12/2005 - Added 2.0-luf caps to USB output
05/12/2005 - Corrected USB diff pair and spacing/physical rules on ports
06/01/2005 - Various lead-free replacements
06/01/2005 - Various lead-free replacements
```

DVT

06/28/2005	- Added 10K pullups to VIA REQ_L
	- Changed R493 to level shift/pass FET to correct GPU VCore and CPU VCore power sequencing
06/28/2005	- Moved R493 to level shift/pass FET to correct GPU VCore and CPU VCore power sequencing
	- Moved #PFI3 to bus to R493 to correct power problem in sleep
	- changed to USBIF_NEC BOMPTION
07/06/2005	- Various P-Tree replacements
	- Added 300 ohm resistors to 301 ohm, which was built at EVT
	- Added FET to allow PMU control of L2/L3 buses and CPU Vcore power sequencing
	- Added resistor max (100K) and min (10K) for CPU Vcore gate codes
07/09/2005	- Changed CPU VCore to 2-states only (no MUX)
	- changed (load regulation to 0.0001)
	- Changed 32.768kHz crystal to new APN specifying 1uW drive parts
07/14/2005	- Added line width and thickness requirements for L1/L2/L3 and CPU Vcore gate codes
07/15/2005	- Added external 10K pullups in parallel with all I2 internal pullups
	- Added NEC USB2_1 300 ohm
	- Added 150 ohm pulldowns to FW CTL lines at Vesta
	- Added 10K pullups to FW CTL lines with higher current rating (1.5A)
	- Added BOMPTIONS for and stuffed CPU VCore at 1.28V and 1.30V
07/19/2005	- Added audio mux sequencing and tests
	- Moved DATA# from C40 cap to other side of series resistor
07/22/2005	- Released REV 04B
	- Stuffed R245 external 12 GPO pullups to 10K
	- Stuffed R245 external 12 GPO pullups to correct 12 2.5v bump problem
	- Released as REV 04 for DVT
07/25/2005	- Replaced 3718SD299 with 3718SD300
	- Changed MAXBUS50H0M and MAXBUS500H BOMPTIONS
07/26/2005	- Changed to Vesta v1.4 as primary 08500 and Vesta v1.3 as alternate
	- Changed REV outputs and added test points to 0 ohms
07/29/2005	- Swapped locations of 1.0 values of C2500 and C2501
08/03/2005	- Released REV 05 (1.0 values) of C2500 and C2501
	- Added R3772 on CPU0 EXT_OUAL 10K pull-down
	- Added R3083 on CPU0_PAC_TCK 10K pull down (no stuff).
	- Changed C1721 and C2205 to 2200pF.
08/03/2005	- Changed C1700 and C1701 and C2215 and C2216 to 47uF.
	- Changed R1700 and C2205 to 75K.
	- Released as REV 06 for DVT

Pre-PVT

- 08/16/2005 - Replaced C3940-C3947 with ceramic caps
- 08/17/2005 - Changed power supply solder jumpers to shorts
- Added five ceramic caps to Vcore supply input
- 08/18/2005 - Changed D1460, D1461 to 60V schottky to reduce reverse leakage
- Added R2959 to improve power sequencing timing
- 08/22/2005 - Added FETs to control leakage on Vesta rails
- 08/24/2005 - Changed C8600-C8603 to 1uF due to FET isolation
- Replaced R2927 to 100K for power sequencing improvements
- NO STUFFED R2969 for power sequencing improvements
- Released as REV 07 for Pre-PVT

PVT

```
08/29/2005 - Released as REV A for PVT/Production
09/02/2005 - Stuffed R8420 with 10K, 5% to ensure MDIO logic levels
            - Stuffed R2464 to correct unused GPIO logic level
```

E

SYNC_MASTER=N/A

SYNC_DATE=N/A	
---------------	--

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SECRET	DECLASSIFIED AUTHORITY
--	--------	------------------------



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6839
---	----------

SCALE	SHT	OF
NONE	5	115

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER	PP24V ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector.
	PP24V ALL PBUSA	10	FUNC_TEST=YES	
	PP12V8 ALL PBUSB	10	FUNC_TEST=YES	
	PPVCORE RUN GPU	10	FUNC_TEST=YES	
	PPVCORE RUN CPU	10	FUNC_TEST=YES	
	PP1V8 PWRON	10	FUNC_TEST=YES	Place within 50 mm of power supply.
	PP2V5 PWRON	10	FUNC_TEST=YES	
	PP5V PWRON	10	FUNC_TEST=YES	
	PP3V3 PWRON	10	FUNC_TEST=YES	
	PP5V RUN	10	FUNC_TEST=YES	
	PP3V3 ALL	10	FUNC_TEST=YES	Place 5-10 GND TPs.
	=FTP GND	7 10	FUNC_TEST=YES	
LVDS	LVDS U0 P	53 56	FUNC_TEST=YES	Place within 25 mm of LVDS connector.
	LVDS U0 N	53 56	FUNC_TEST=YES	
	LVDS U1 P	53 56	FUNC_TEST=YES	
	LVDS U1 N	53 56	FUNC_TEST=YES	
	LVDS U2 P	53 56	FUNC_TEST=YES	
	LVDS U2 N	53 56	FUNC_TEST=YES	
	CLKLVDS U P	53 56	FUNC_TEST=YES	
	CLKLVDS U N	53 56	FUNC_TEST=YES	
	LVDS L0 P	53 56	FUNC_TEST=YES	
	LVDS L0 N	53 56	FUNC_TEST=YES	
	LVDS L1 P	53 56	FUNC_TEST=YES	
	LVDS L1 N	53 56	FUNC_TEST=YES	
	LVDS L2 P	53 56	FUNC_TEST=YES	
	LVDS L2 N	53 56	FUNC_TEST=YES	
	CLKLVDS L P	53 56	FUNC_TEST=YES	
INVERTER	PPBUS INVERTER	56	FUNC_TEST=YES	Place within 25 mm of inverter connector.
	PP5V INV_SW	56	FUNC_TEST=YES	
	BRIGHT PWM	56	FUNC_TEST=YES	
	GND INVERTER	56	FUNC_TEST=YES	
UATA	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	Place within 50 mm of ODD/HDD connector.
	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
	UATA_DMARQ	63 64	FUNC_TEST=YES	
	UATA_DSTROBE	63 64	FUNC_TEST=YES	
	UATA_DMACK_L	63 64	FUNC_TEST=YES	
	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	
	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
	UATA_CS1_L	63 64	FUNC_TEST=YES	
	UATA_RESET_L	63 64	FUNC_TEST=YES	
	UATA_HSTROBE	63 64	FUNC_TEST=YES	
	UATA_STOP	63 64	FUNC_TEST=YES	
	UATA_INTRQ	63 64	FUNC_TEST=YES	
AUDIO	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	Place within 25 mm of audio connector.
	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
	I2S0_MCLK	6 74	FUNC_TEST=YES	
	I2S0_BITCLK	6 74	FUNC_TEST=YES	
	I2S0_SYNC	6 74	FUNC_TEST=YES	
	I2S0_SB_TO_DEV_DTO	6 74	FUNC_TEST=YES	
	I2S0_DEV_TO_SB_DTI	22 74	FUNC_TEST=YES	
	AUDIO_LO_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_SPKR_MUTE_L	22 74	FUNC_TEST=YES	
	AUDIO_CODECS_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_SPDIFRX_RESET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
	AUDIO_LO_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_LI_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
	AUDIO_I2S_DTIB_SEL	22 74	FUNC_TEST=YES	
	AUDIO_EXT_MCLK_SEL	22 74	FUNC_TEST=YES	
	AUDIO_GPIO_11	22 74	FUNC_TEST=YES	
	GND_AUDIO_AGND	74	FUNC_TEST=YES	
	GND_AUDIO_PGND	74	FUNC_TEST=YES	

SYSTEM	PP5V_TPAD_F	30	FUNC_TEST=YES	Place within 25 mm of TPAD connector.
	USB_TPAD_P	11 30	FUNC_TEST=YES	
	USB_TPAD_N	11 30	FUNC_TEST=YES	
	PP3V3_PWRON_DS1775_R	30	FUNC_TEST=YES	
	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
	PP3V3_ALL_HALL_EFFECT_R	30	FUNC_TEST=YES	
	SYS_LID_OPEN_F	30	FUNC_TEST=YES	
	SYS_POWER_BUTTON_L_F	30	FUNC_TEST=YES	
	=FTP_SLEEP_LED	74	FUNC_TEST=YES	
	SYS_CHARGE_LED_L	24 31	FUNC_TEST=YES	
	SYS_ADAPTER_ANALOG_AC_DET	12 31	FUNC_TEST=YES	
	KBDLED_ANODE	28 30	FUNC_TEST=YES	
	KBDLED_RETURN	28 30	FUNC_TEST=YES	
	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	
CPU FAN	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN1_TACH	27 31	FUNC_TEST=YES	
	FAN1_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
GPU FAN	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	Place within 25 mm of fan connector.
	FAN2_TACH	27 31	FUNC_TEST=YES	
	FAN2_PWM	27 31	FUNC_TEST=YES	
	=FTP_GND	7 10	FUNC_TEST=YES	
ALS	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	Place within 25 mm of ALS connector.
	ALS_0_OUT	25 31	FUNC_TEST=YES	
	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	
SCCA	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm of debug connector.
	SCCA_TXD_L	22 24	FUNC_TEST=YES	
BACKUP BATT	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm of battery connector.
	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	
RT USB	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of right USB connector.
	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	
LT USB	=PP5V_PWRON_LEFT_USB	10 31	FUNC_TEST=YES	Place within 25 mm of left USB connector.
	USB2_LEFT_PORT_P	11 31	FUNC_TEST=YES	
	USB2_LEFT_PORT_N	11 31	FUNC_TEST=YES	

Functional Test Points

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6839	REV.	E
SCALE	NONE	SBT	7	OF	115

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		DIFFERENTIAL_PAIR
		SPACING	PHYSICAL	
		I2C	I2C	I2C_PMU_SMB_SCL
		I2C	I2C	I2C_PMU_SMB_SDA
		I2C	I2C	I2C_PMU_SCL
		I2C	I2C	I2C_PMU_SDA
	I2C_NB	I2C	I2C	I2C_I2_NB_SCL
	I2C_NB	I2C	I2C	I2C_I2_NB_SDA
		I2C	I2C	I2C_I2_SB_SCL
		I2C	I2C	I2C_I2_SB_SDA
		I2C	I2C	I2C_GPU_TMDS_SCL
		I2C	I2C	I2C_GPU_TMDS_SDA

Page Notes




```
Power aliases required by this page:
(NONE)
```

Signal aliases required by this page:
(NONE)


BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS

Allows bypassing Governor I2C bus.
Most devices are connected directly to
PMU unstead. One ADT7467 connects to NB
I2C bus 1 to resolve address conflict.


- **MMM_PWR_ALL / MMM_PWR_PWRON**
Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown.
NOTE: Neither option is necessary when MMM MCU PMU BOM option is selected.




PMU SMBus



GPU I2C Bus



NorthBridge I2C Bus



I2C Connections

SYNC MASTER=MARIAS SYNC DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6839	E
---	----------	---

SCALE	SHT	OF
NONE	8	115



Nets not requiring TPs due to JTAG

MAXBUS	H06	MAXBUS DATA<63..0>	21 32 33	NO_TEST=YES
	H07	MAXBUS ADDR<31..0>	32 33	NO_TEST=YES
	H08	MAXBUS CI L	32 33	NO_TEST=YES
	H09	MAXBUS GBL L	32 33	NO_TEST=YES
	H10	MAXBUS TBST L	32 33	NO_TEST=YES
	H11	MAXBUS TSIZ<2..0>	32 33	NO_TEST=YES
	H12	MAXBUS TT<4..0>	32 33	NO_TEST=YES
	H13	MAXBUS WT L	32 33	NO_TEST=YES
ENET	H14	MAXBUS DTI<2..0>	32 33	NO_TEST=YES
	H15	MAXBUS DTI<2..0>	32 33	NO_TEST=YES
	H16	ENET_MDC	11 65	NO_TEST=YES
	H17	ENET_MDIO	11 65	NO_TEST=YES
	H18	ENET_TXD<7..0>	11	NO_TEST=YES
	H19	ENET_TX_EN	11	NO_TEST=YES
	H20	ENET_TX_ER	11	NO_TEST=YES
	H21	ENET_RXD<7..0>	11 65	NO_TEST=YES
FIREWIRE	H22	ENET_RX_DV	11 65	NO_TEST=YES
	H23	ENET_RX_ER	11 65	NO_TEST=YES
	H24	ENET_COL	11 65	NO_TEST=YES
	H25	ENET_CRS	11 65	NO_TEST=YES
	H26	FW_D_R<7..0>	6 68	NO_TEST=YES
	H27	FW_D<7..0>	6 69	NO_TEST=YES
	H28	FW_CTL_R<1..0>	68 71	NO_TEST=YES
	H29	FW_CTL<1..0>	69 71	NO_TEST=YES
	H30	FW_LPS_R	68 71	NO_TEST=YES
	H31	FW_LPS	69 71	NO_TEST=YES
	H32	FW_LREQ_R	68 71	NO_TEST=YES
	H33	FW_LREQ	69 71	NO_TEST=YES

ENET	H06	ENET_MDC	11 65	NO_TEST=YES
	H07	ENET_MDIO	11 65	NO_TEST=YES
	H08	ENET_TXD<7..0>	11	NO_TEST=YES
	H09	ENET_TX_EN	11	NO_TEST=YES
	H10	ENET_TX_ER	11	NO_TEST=YES
	H11	ENET_RXD<7..0>	11 65	NO_TEST=YES
	H12	ENET_RX_DV	11 65	NO_TEST=YES
	H13	ENET_RX_ER	11 65	NO_TEST=YES
FIREWIRE	H14	ENET_COL	11 65	NO_TEST=YES
	H15	ENET_CRS	11 65	NO_TEST=YES
	H16	FW_D_R<7..0>	6 68	NO_TEST=YES
	H17	FW_D<7..0>	6 69	NO_TEST=YES
	H18	FW_CTL_R<1..0>	68 71	NO_TEST=YES
	H19	FW_CTL<1..0>	69 71	NO_TEST=YES
	H20	FW_LPS_R	68 71	NO_TEST=YES
	H21	FW_LPS	69 71	NO_TEST=YES
	H22	FW_LREQ_R	68 71	NO_TEST=YES
	H23	FW_LREQ	69 71	NO_TEST=YES

JTAG Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	9	115



Power Synonyms		
SYNC_MASTER=MARIAS		SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE	SHT OF	
NONE	10	115	





ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
B310	THERM	THERM	BATTERY_ISNS
B310	THERM	THERM	BATTERY_ISNS

PPVBATT ISNS VINP 12
PPVBATT ISNS VINN 12

ADAPTER INPUT/INRUSH LIMITER

A29 ADAPTER DETECTION

BATTERY INPUT/CURRENT SENSE

ADAPTER IDS		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

Power Inputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6839 REV. E

SCALE NONE SHT 12 OF 115



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480343	1	RES,20K,1%,1/16W,MF-LF,402	R1345	Q16C_PARTS
11480382	1	RES,48.7K,1%,1/16W,MF-LF,402	R1345	Q41C_PARTS

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12650084	12650079		C1311	Primary is 240C/Alt is 250C part

Battery Charger

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SH	OF
NONE	13	115



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES, MF-LF, 1/16W, 357K OHM, 1%, 0402, SMD	R1451	?	SUPERCAP

12.8V PBUS/PMU Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	14	115



www.vinafix.vn



1.8V/1.5V Supplies

NOTICE OF PROPRIETARY PROPERTY

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------

SIZE	DRAWING NUMBER	REV
------	----------------	-----


SCALE	SHT	OF
NONE	16	115

	1
--	---

The schematic diagram illustrates the LTC3412 evaluation board circuit. The main section features the LTC3412 IC, which is configured for continuous mode. Key components include:

- Input Stage:** A MOSFET (Q1740, 2N7002DW-X-F) driven by the 2V5PWON_EN_L signal. The gate is biased via a 100pF capacitor (C1720) and a 7.5k resistor (R1720).
- Feedback Network:** The LTC3412_SW pin is connected to a feedback network consisting of a 1.0uH inductor (L1700) and a 47uF capacitor (C1700).
- Output Stage:** The output is connected to a 402k resistor (R1730) and a 47uF capacitor (C1701).
- Internal Components:** The LTC3412 IC is surrounded by various resistors (R1722, R1723, R1724, R1731, R1732, R1733) and capacitors (C1710, C1711, C1721, C1722) for timing and stability.
- Power Connections:** The board is powered by a 2V5PWON_PG00D signal and a 2V5PWON_RUNFET signal.

A secondary section shows the MOSFET driver circuit for the 2V5PWON_RUNFET signal, featuring a MOSFET (Q1780, SI6467BDQ-E3) and capacitors (C1781, C1780).

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6839		E
	SCALE	SHT	OF	
	NONE	17	115	

Page Notes

Power aliases required by this page:

- =PPBUS_FW (system supply for bus power)
- =PPBU_RUN_FW (backup PHY power)
- =PP3V3_RUN_FWPORTFWRSW

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

- VESTA1V2_BURST / VESTA1V2_PULSE

Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.


Port Power Switch




If =FWPWR_PWRON is NC:
Enables port power when machine is running or on AC.

If =FWPWR_PWRON is low when off:
Enables port power when machine is running or on AC and not shut down.


3.3V Regulator



2.5V LDO




1.2V Regulator




$V_{out} = 0.8V * (1 + (R2 / R1))$
 $V_{out} = 1.199V @ 1.2 A$

B




Reset circuit per Vesta design guide



A

VESTA MISC




Vesta Power & Misc	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE		19 OF 115
	SBT		




(25 Balls on I2)

4 X 10uF (0603)
25 X 1uF (0402)



(48 Balls on I2)

```
1 X 10uF (0603)
48 X 1uF (0402)
```



SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE

DRAWING NUMBER


REV.


SCALE


SHT

21


115









SERIAL DEBUG INTERFACE




DEBUGGING AIDS




PMU RESET CIRCUIT



SLEEP LED



CHARGE LED



LEDs/Reset/Debug

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6839

REV.

E

SCALE

NONE

SHT

26

OF

115

PMU_CLK10M_XIN	25
PMU_CLK10M_XOUT	25
PMU_CLK10M_XOUT_R	25
PMU_CLK32K_XIN	25
PMU_CLK32K_XOUT	25
PMU_CLK32K_XOUT_R	25

Power aliases required by this page:

- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:

- =I2C_PMU_SCL
- =I2C_PMU_SDA
- =I2C_PMU_SMB_SCL
- =I2C_PMU_SMB_SDA
- =JTAG_BBANGER_TCK
- =JTAG_BBANGER_TDI
- =JTAG_BBANGER_TMS
- =JTAG_BBANGER_TRST_L

NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page:

(NONE)

NOTE: TP_PMU_Px_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Px_x signals are general-purpose spares that can also be used as analog inputs.

NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.


```


=PP3V3_A1L PMU 10 24 25
R2760
10K
PMU_POWER_UP_L 25 26
R2761
10K
1/16W HF-LF 402
SYS_POWER_BUTTON_L 24 25 36
5%
R2765
10K
2 1
SYS_PME_L 22 25 62
R2766
100K
1/16W HF-LF 402
SYS_RESET_BUTTON_L 24 25 36
5%
R2767
10K
1/16W HF-LF 402
SYS_OVERTEMP_L 7 11 25 30
5%
R2768
10K
1/16W HF-LF 402
VIA_REQ_L 22 25
5%
R2770
100K
1/16W HF-LF 402
SYS_COLD_RESET_L 25
5%
R2771
100K
1/16W HF-LF 402
SYS_WARM_RESET_L 22 25 62
5%
R2772
100K
1/16W HF-LF 402
PCI_RESET_L 11 25
5%
R2773
100K
1/16W HF-LF 402
NB_SUSPENDREQ_L 22 25
5%
R2774
100K
1/16W HF-LF 402
SYS_SLEEP 25
5%

```

[illegible]

Additional PMU05 "Modules"																						
MMM				ALS				SPI Dual Battery Charger				Battery Current Mon										
25	TP_PMU_AN_P10_0	←	==	MMM_X_AXIS	29	25	TP_PMU_AN_P10_3	←	==	ALS_0_OUT	7 31	25	TP_PMU_P3_0	→	==	SPI_PMU_CHGR_CLK	25	TP_PMU_AN_P10_7	←	==	BATT_ISNS	12
25	TP_PMU_AN_P10_1	←	==	MMM_Y_AXIS	29	25	TP_PMU_AN_P10_4	←	==	ALS_1_OUT	28	25	TP_PMU_P3_1	→	==	SPI_CHGR_TO_PMU_MISO						
25	TP_PMU_AN_P10_2	←	==	MMM_Z_AXIS		25	TP_PMU_P7_2	→	==	ALS_GAIN_BOOST	7 28 31	25	TP_PMU_P3_2	→	==	SPI_PMU_TO_CHGR_MOSI						
25	TP_PMU_P7_0	←	==	MMM_FFIQ_L	22							25	TP_PMU_P3_3	→	==	SPI_PMU_CHGR_CS						
25	TP_PMU_P7_1	→	==	MMM_SIRQ_L	22	CPU T-Diodes						25	TP_PMU_P7_4	←	==	PMU_BATT1_DET_L						
25	TP_PMU_AN_P0_7	←	==	MMM_ACC_SELFTEST	29	25	TP_PMU_AN_P10_5	←	==	CPU0_TEMP		25	TP_PMU_P7_5	→	==	PMU_BATT1_CHARGE						
25	TP_PMU_AN_P0_6	→	==	MMM_ACC_PWRDOWN	29	25	TP_PMU_AN_P10_6	←	==	CPU1_TEMP												

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6839		E
	SCALE	SHT	OF	
	NONE	27	115	



Power Sequencing

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		29	115





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC,KIONIX,KXM52-2050,3AXIS ACCELEROMETER,SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP,CER,0.033UF,10%,16V,X5R/X7R,0402,SMD	C3204,C3205,C3206	MMM_ACCEL_KIONIX

Sudden Motion Sensor

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-6839

REV.

E

SCALE


NONE


SHT

32


OF

115






ADAPTER CONNECTOR




PBUS HOLD-UP CAPS




PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0085	126S0080		C3450,C3451,C3452,C3453,C3454	Primary 1A 240C/Alt. 1A 250C part

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0084	126S0079		C3460,C3461,C3462,C3463,C3464,C3465	Primary 1A 240C/Alt. 1A 250C part


LEFT USB/LEFT ALS




BACKUP BATTERY / RT USB CONNECTOR



CPU FAN



GPU FAN



Q41C Internal I/O II

SYNC_MASTER=N/A

SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SHT	OF
NONE		34	115











NET_TYPE					
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_R	RAM_CLKDDR_0_P_R	38 39
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_N	RAM_CLKDDR_0_N_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_R	RAM_CLKDDR_1_P_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_N	RAM_CLKDDR_1_N_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_R	RAM_CLKDDR_2_P_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_N	RAM_CLKDDR_2_N_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_R	RAM_CLKDDR_3_P_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_N	RAM_CLKDDR_3_N_R	38 39
RAM_CKE_0	RAM	RAM		RAM_CKE_R<1..0>	38 39
RAM_CKE_1	RAM	RAM		RAM_CKE_R<3..2>	38 39
RAM_CS_0	RAM	RAM		RAM_CS_L_R<1..0>	38 39
RAM_CS_1	RAM	RAM		RAM_CS_L_R<3..2>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_ADDR_R<13..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_BA_R<2..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_CAS_L_R	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_WE_L_R	38 39
RAM_ODT0	RAM	RAM		RAM_ODT_R<0>	38 39
RAM_ODT1	RAM	RAM		RAM_ODT_R<1>	38 39
RAM_DQS0	RAM	RAM		RAM_DQS_P_R<0>	38 39
RAM_DQS1	RAM	RAM		RAM_DQS_P_R<1>	38 39
RAM_DQS2	RAM	RAM		RAM_DQS_P_R<2>	38 39
RAM_DQS3	RAM	RAM		RAM_DQS_P_R<3>	38 39
RAM_DQS4	RAM	RAM		RAM_DQS_P_R<4>	38 39
RAM_DQS5	RAM	RAM		RAM_DQS_P_R<5>	38 39
RAM_DQS6	RAM	RAM		RAM_DQS_P_R<6>	38 39
RAM_DQS7	RAM	RAM		RAM_DQS_P_R<7>	38 39
RAM_DQM0	RAM	RAM		RAM_DQM_R<0>	38 39
RAM_DQM1	RAM	RAM		RAM_DQM_R<1>	38 39
RAM_DQM2	RAM	RAM		RAM_DQM_R<2>	38 39
RAM_DQM3	RAM	RAM		RAM_DQM_R<3>	38 39
RAM_DQM4	RAM	RAM		RAM_DQM_R<4>	38 39
RAM_DQM5	RAM	RAM		RAM_DQM_R<5>	38 39
RAM_DQM6	RAM	RAM		RAM_DQM_R<6>	38 39
RAM_DQM7	RAM	RAM		RAM_DQM_R<7>	38 39
RAM_DATA_0	RAM	RAM		RAM_DATA_R<7..0>	38 39
RAM_DATA_1	RAM	RAM		RAM_DATA_R<15..8>	38 39
RAM_DATA_2	RAM	RAM		RAM_DATA_R<23..16>	38 39
RAM_DATA_3	RAM	RAM		RAM_DATA_R<31..24>	38 39
RAM_DATA_4	RAM	RAM		RAM_DATA_R<39..32>	38 39
RAM_DATA_5	RAM	RAM		RAM_DATA_R<47..40>	38 39
RAM_DATA_6	RAM	RAM		RAM_DATA_R<55..48>	38 39
RAM_DATA_7	RAM	RAM		RAM_DATA_R<63..56>	38 39

Power aliases required by this page:
- =PP1V8_PWRON_I2_RAM
- =PP1V8_RAM_I2_VREF

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 Memory Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE		47 OF 115

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

A[illegible]D

C


B

A



SIZE D	DRAWING NUMBER 051-6839	REV. E
SCALE NONE	SHT 48	OF 115





SLOT "B"
LOWER/REV SLOT
CUSTOMER SLOT

DDR2 VREF
ONE 0.1uF PER SLOT

DDR2 BYPASS
SLOT "B"

DDR2 SO-DIMM Slot B

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE	SBT	OF
		52	115





	NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
	CLOCK	CLOCK	

Page Notes

Power aliases required by this page:

- =PP3V3_AGP
- =PP1V5_AGP


Signal aliases required by this page:

- =AGP_VREF - VRef divider output for both GPU and NB
- =AGP_GPU_RESET_L - Active low reset for GPU

BOM options provided by this page:

(NONE)

NOTE: AGP 8x signals are not provided by this page.



GPU (M11) AGP Interface

```
SYNC_MASTER=MARIAS
```

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-6839	REV. E
SCALE NONE	SHT 57	OF 115

Power aliases required by this page:

- =PPVIN_LTC1778_GPU
- =PP5V_PWRON_LTC1778_GPU_EXTVCC
- =PPVCORE_GPU_REG

Signal aliases required by this page:

- =GPUVCORE_PGOOD - Active high Power Good signal for power sequencing

BOM options provided by this page:


- GPU_PWRPLAY

NOTE: Implements "Power Miser" feature for ATI GPUs

[illegible]

SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	58	115



Page Notes

Power aliases required by this page:

- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

GPU (M11) Core Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SBT	OF
NONE		59	115



Page Notes

Power aliases required by this page:

- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_PANEL_IO
- =PP3V3_GPU_VDDR3
- =PP1V8_GPU_LVDS_PLL
- =PP1V5_GPU_DVO
- =PP2V5_GPU_LVDS_IO
- =PP1V8_GPU_DVO
- =PP2V5_GPU_LVDS_IO
- =PP1V5R3V3_DVO_VREF
- =PP1V5_AGP

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO_1V5
- GPU_LVDDR_2V5
- DVO_1V8
- GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

MEMORY I/O - 1.8V/2.5V

DVO I/O (EXT.TMDS) - 1.5V/1.8V

AGP 4X I/O - 1.5V

LVDS PLL - 1.8V

LVDS I/O - 1.8V

LVDS I/O - 2.5V/2.8V

GPU (M11) I/O Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	60	115

Power aliases required by this page:


- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- GPU_MEMIO_1V8
- GPU_MEMIO_2V5



The diagram illustrates the internal resistor network for the FB A and FB B address and data buses. It is divided into two main sections: FB A (left) and FB B (right).

FB A Section:

- Address Bus (FB A ADDR R<11..0>):** Consists of 11 resistors (RP6101, RP6102, RP6100, RP6101, RP6102, RP6101, RP6102, RP6100, RP6100, RP6100, RP6100) connected to the address lines. Each resistor is a 5% 1/16W SM-LF type.
- Data Bus (FB A BA R<1..0>):** Consists of 8 resistors (R6103, R6104, R6105, R6106, R6107, R6108, R6109, R6108) connected to the data lines. Each resistor is a 5% 1/16W MF-LF type.
- Control Signals:** FB A CS L R, FB A RAS L R, FB A CAS L R, FB A WE L R, FB A CKE R, FB A CLKDDR 0 P R, FB A CLKDDR 0 N R, FB A CLKDDR 1 P R, FB A CLKDDR 1 N R.

FB B Section:

- Address Bus (FB B ADDR R<11..0>):** Consists of 11 resistors (RP6151, RP6152, RP6150, RP6152, RP6150, RP6152, RP6151, RP6152, RP6150, RP6151, RP6150) connected to the address lines. Each resistor is a 5% 1/16W SM-LF type.
- Data Bus (FB B BA R<1..0>):** Consists of 8 resistors (R6153, R6154, R6155, R6156, R6157, R6158, R6159, R6158) connected to the data lines. Each resistor is a 5% 1/16W MF-LF type.
- Control Signals:** FB B CS L R, FB B RAS L R, FB B CAS L R, FB B WE L R, FB B CKE R, FB B CLKDDR 0 P R, FB B CLKDDR 0 N R, FB B CLKDDR 1 P R, FB B CLKDDR 1 N R.

The diagram shows the internal resistor network for the FB A and FB B address and data buses. It is divided into two main sections: FB A (left) and FB B (right). Each section shows a set of resistors connected to the address and data lines, with control signals for CS, RAS, CAS, WE, CKE, and CLKDDR. The resistors are labeled with their values (5%, 1/16W) and types (SM-LF, MF-LF).

GPU (M11) Frame Buffer I/F
SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY I

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-6839	E
---	----------	---

051-0055	11
----------	----

SCALE	SHT	61	OF	115
-------	-----	----	----	-----



Page Notes

Power aliases required by this page:

- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
E6250s provided by GPU	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB_A_CLKDDR_0_P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB_A_CLKDDR_0_N 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB_A_CLKDDR_1_P 48 49
	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB_A_CLKDDR_1_N 48 49
	RAM	RAM		FB_A_CKE 48 49
	RAM	RAM		FB_A_CS_L 48 49
	RAM	RAM		FB_A_ADDR<11..0> 48 49
	RAM	RAM		FB_A_BA<1..0> 48 49
	RAM	RAM		FB_A_RAS_L 48 49
	RAM	RAM		FB_A_CAS_L 48 49
	RAM	RAM		FB_A_WE_L 48 49
	RAM	RAM		FB_A_DQS<7..0> 48 49
	RAM	RAM		FB_A_DQM<7..0> 48 49
	RAM	RAM		FB_A_DQ<63..0> 48 49
	RAM	RAM		
	RAM	RAM		

GPU Frame Buffer A

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE	NONE		62 OF 115



Page Notes

Power aliases required by this page:

- =PPIV8_FB_VDD
- =PPIV8_FB_VDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
E0SETs provided by GPU	RAM_DIFF	RAM_DIFF	FB_B_CLK_0	FB_B_CLKDDR_0_P 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_0	FB_B_CLKDDR_0_N 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_P 48 50
	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_N 48 50
	RAM	RAM		FB_B_CKE 48 50
	RAM	RAM		FB_B_CS_L 48 50
	RAM	RAM		FB_B_ADDR<11..0> 48 50
	RAM	RAM		FB_B_RAS_L 48 50
	RAM	RAM		FB_B_CAS_L 48 50
	RAM	RAM		FB_B_WE_L 48 50
E0SETs provided by GPU	RAM	RAM		FB_B_DQS<7..0> 48 50
	RAM	RAM		FB_B_DQM<7..0> 48 50
	RAM	RAM		FB_B_DQ<63..0> 48 50

GPU Frame Buffer B

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:


- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:

- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:

(NONE)



GPU (M11) GPIOs/Straps

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	64	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP3V3_GPU_CLOCKS - =PP3V3_GPU_PWRSEQ
- =PPVIN_GPU_LVDDR_LDO - =PP2V5_GPU_PWRSEQ
- =PP2V5_GPU_LVDDR_LDO - =PP1V8_GPU_PWRSEQ
- =PP1V5_GPU_PWRSEQ


Signal aliases required by this page:
(NONE)

BOM options provided by this page:


- GPU_SS - GPU_LVDDR_2V8

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
R50	ATI_CLK27M	CLOCK	CLOCK
R54	ATI_CLK27M	CLOCK	CLOCK
R55	ATI_CLK27M	CLOCK	CLOCK
R51	ATI_CLK27M_SS	CLOCK	CLOCK
R52	ATI_CLK27M_SS	CLOCK	CLOCK


27M OSC




SPREAD SPECTRUM SUPPORT S0=1;S1=M => -1.5% DOWN-SPREAD



M11 Power Shutdown Sequencing



LVDDR 2.8V LDO



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381188	35381140	GPU_LVDDR_2V8	U6530	Primary in 2.77V/kit in 2.82V

GPU (M11) Clocks/Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE	SHT	OF
NONE	65	115

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP2V5_GPU_AZVDD - =PP1V8_GPU_AVDD
- =PP1V8_GPU_TPVDV - =PP3V3_GPU_GPIOS


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

- DVO_1V5 - GPU_VDDR4_3V3
- DVO_1V8 - DVO_3V3

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		DIFFERENTIAL_PAIR	
	SPACING	PHYSICAL		
R100	DVO	DVO		GPU DVOD R<23..0> 6 53
R103	DVO	DVO		GPU DVO_HSYNC_R 6 53
R110	DVO	DVO		GPU DVO_VSYNC_R 6 53
R115	DVO	DVO		GPU DVO_DE_R 6 53
R117	DVO	DVO		GPU DVO_CLKP_R 6 53
R119	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_P 7 53 56
R119	LVDS_DATA	LVDS	LVDS_U0	LVDS U0_N 7 53 56
R119	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_P 7 53 56
R119	LVDS_DATA	LVDS	LVDS_U1	LVDS U1_N 7 53 56
R119	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_P 7 53 56
R119	LVDS_DATA	LVDS	LVDS_U2	LVDS U2_N 7 53 56
R119	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_P 7 53 56
R119	LVDS_CLK_UPPER	LVDS	LVDS_UCLK	CLKLVDS U_N 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_P 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L0	LVDS L0_N 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_P 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L1	LVDS L1_N 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_P 7 53 56
R120	LVDS_DATA	LVDS	LVDS_L2	LVDS L2_N 7 53 56
R120	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_P 7 53 56
R120	LVDS_CLK_LOWER	LVDS	LVDS_LCLK	CLKLVDS L_N 7 53 56
R130	VGA	VGA		GPU_VGA_R 53 57
R130	VGA	VGA		GPU_VGA_G 53 57
R130	VGA	VGA		GPU_VGA_B 53 57
R130	VGA_CONN	VGA_CONN		VGA_R 57
R130	VGA_CONN	VGA_CONN		VGA_G 57
R130	VGA_CONN	VGA_CONN		VGA_B 57
R137	TV	TV		GPU_TV_Y 53 57
R137	TV	TV		GPU_TV_C 53 57
R137	TV	TV		GPU_TV_COMP 53 57
R137	TV_CONN	TV_CONN		TV_Y 57
R137	TV_CONN	TV_CONN		TV_C 57
R137	TV_CONN	TV_CONN		TV_COMP 57



GPU (M11) DVI/DAC Outputs

SYNC_MASTER=MARIAS

SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.

D 051-6839 E

SCALE NONE SHT 66 OF 115



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

```

Net Spacing Type: TMD5
Net Physical Type: TMD5
NOTE: Target differential impedance for
TMD5 data pairs is 100 ohms.

```

D

B



The schematic diagram illustrates the internal structure of the TMD5 module, showing five differential pairs (DP<3> to DP<5>) and their corresponding Common Mode Filter (CMF) components. Each pair consists of a resistor network (R6804, R6805, R6802, R6803, R6800, R6801) and a capacitor network (C6804, C6802, C6800).

Pair 3 (DP<3>): The DP<3> signal is connected to the R6804 resistor network. The CMF component is C6804, which is a 0.001μF capacitor connected to ground. The R6805 resistor network is connected to the DN<3> signal.

Pair 4 (DP<4>): The DP<4> signal is connected to the R6802 resistor network. The CMF component is C6802, which is a 0.001μF capacitor connected to ground. The R6803 resistor network is connected to the DN<4> signal.


Pair 5 (DP<5>): The DP<5> signal is connected to the R6800 resistor network. The CMF component is C6800, which is a 0.001μF capacitor connected to ground. The R6801 resistor network is connected to the DN<5> signal.


The diagram also shows the TMD5 D3 CMF, TMD5 D4 CMF, and TMD5 D5 CMF components, which are connected to the DP<3>, DP<4>, and DP<5> signals respectively.

SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005
<p align="center">NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	



SIZE D	DRAWING NUMBER 051-6839	REV. E
SCALE NONE	SHT 68	OF 115





Page Notes

Power aliases required by this page:
- =PP3V3_PCI_ROM

Signal aliases required by this page:
- =ROM_PWD_L

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_X_ITEM symbol to declare U7100 part number.

BootROM

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
SCALE		SH	OF
NONE		71	115



```

=PCI CLK33M AIRPORT

```


```
Power aliases required by this page:
- =PF3V3_PCI (802.11g Power)
- =PF3V3_PWRON_BT (Bluetooth Power)


Signal aliases required by this page:
- =PCI_CLK33M_AIRPORT (33MHz PCI clock)
- =PCI_AIRPORT_RESET_L (PCI Reset)
- =USB_BT_P (Bluetooth USB D+)
- =USB_BT_N (Bluetooth USB D-)

BOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does
not support PME#.
```



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER		REV.
	D	051-6839		E
	SCALE	SHT	OF	
	NONE	73	115	

=PCI CLK33M USB2 11 62

Power aliases required by this page:

- =PPVIO_PCI (to 3.3V or 5V)
- =PP3V3_PCI_USB2 (D3cold rail)

Signal aliases required by this page:

- ```
- =PCI_CLK33M_USB2
- =PCI_USB2_REQ_L - =PCI_USB2_IDSEL
- =PCI_USB2_GNT_L - =PCI_USB2_RESET_L
- =PCI_USB2_INT_L
```


BOM options provided by this page:

- USB2 NEC

PCI Devices implemented on this page:

AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.

NEC USB2

SUBJECT: MARIAS, MARIA ROSA  
 SYNC MASTER=MARIAS SYNC DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6839       | E    |
| SCALE | SHT            | OF   |
| NONE  | 75             | 115  |

8 7 6 5 4 3 2 1

NET TYPE  
ELECTRICAL\_CONSTRAINT\_SET SPACING PHYSICAL DIFFERENTIAL\_PAIR

UATA DD R<15..8> 6 63  
UATA DD R<7> 6 63  
UATA DD R<6..0> 6 63  
UATA DA R<2..0> 6 63  
UATA CS0 L R 6 63  
UATA CS1 L R 63  
UATA HSTROBE R 63  
UATA STOP R 63  
UATA DMACK L R 63  
UATA RESET L R 63  
UATA DSTROBE R 63  
UATA DMARQ R 63  
UATA INTRO R 63  
UATA DD<15..0> 6 7 64  
UATA DA<2..0> 6 7 64  
UATA CS0 L 6 7 64  
UATA CS1 L 7 63 64  
UATA HSTROBE 7 63 64  
UATA STOP 7 63 64  
UATA DMACK L 7 63 64  
UATA RESET L 7 63 64  
UATA DSTROBE 7 63 64  
UATA DMARQ 7 63 64  
UATA INTRO 7 63 64

Page Notes  
Power aliases required by this page:  
(NONE)  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)

OMIT  
U2100  
I2  
BGA  
UATA INTERFACE  
(11 of 14)

ATA\_D\_00\_H AB6 8  
ATA\_D\_01\_H AB5 1  
ATA\_D\_02\_H AD6 2  
ATA\_D\_03\_H AD5 3  
ATA\_D\_04\_H AD7 4  
ATA\_D\_05\_H AE7 5  
ATA\_D\_06\_H AD8 6  
ATA\_D\_07\_H AB4 7  
ATA\_D\_08\_H AE1 8  
ATA\_D\_09\_H AD2 9  
ATA\_D\_10\_H AE2 10  
ATA\_D\_11\_H AD4 11  
ATA\_D\_12\_H AA6 12  
ATA\_D\_13\_H AD1 13  
ATA\_D\_14\_H AB7 14  
ATA\_D\_15\_H AC1 15  
ATA\_A\_0\_H AB3 1  
ATA\_A\_1\_H AB2 2  
ATA\_A\_2\_H  
ATA\_RST\_L AE6  
ATA\_WR\_L AB8  
ATA\_RD\_L AA8  
ATA\_CS0\_L AE3  
ATA\_CS1\_L AA4  
ATA\_CS1\_L AA7  
ATA\_DMACK\_L

UATA DD R<15..0> 6 63  
UATA DA R<2..0> 6 63  
UATA RESET L R 63  
UATA STOP R 63  
UATA HSTROBE R 63  
UATA CS0 L R 6 63  
UATA CS1 L R 63  
UATA DMACK L R 63

I2 UATA VREF AA9 ATA\_VREF\_H  
R8100 1K 1% 1/16W MF-LP 402  
R8151 10K 5% 1/16W MF-LP 402  
R8152 10K 5% 1/16W MF-LP 402  
R8153 10K 5% 1/16W MF-LP 402  
R8154 10K 5% 1/16W MF-LP 402  
R8155 10K 5% 1/16W MF-LP 402  
R8156 10K 5% 1/16W MF-LP 402  
R8157 10K 5% 1/16W MF-LP 402  
R8158 10K 5% 1/16W MF-LP 402  
R8159 10K 5% 1/16W MF-LP 402  
R8160 10K 5% 1/16W MF-LP 402  
R8161 10K 5% 1/16W MF-LP 402  
R8162 10K 5% 1/16W MF-LP 402  
R8163 10K 5% 1/16W MF-LP 402  
R8164 10K 5% 1/16W MF-LP 402  
R8165 10K 5% 1/16W MF-LP 402  
R8166 10K 5% 1/16W MF-LP 402  
R8167 10K 5% 1/16W MF-LP 402  
R8168 10K 5% 1/16W MF-LP 402  
R8169 10K 5% 1/16W MF-LP 402  
R8170 10K 5% 1/16W MF-LP 402  
R8171 10K 5% 1/16W MF-LP 402  
R8172 10K 5% 1/16W MF-LP 402  
R8173 10K 5% 1/16W MF-LP 402  
R8174 10K 5% 1/16W MF-LP 402  
R8175 10K 5% 1/16W MF-LP 402  
R8176 10K 5% 1/16W MF-LP 402  
R8177 10K 5% 1/16W MF-LP 402  
R8178 10K 5% 1/16W MF-LP 402  
R8179 10K 5% 1/16W MF-LP 402  
R8180 10K 5% 1/16W MF-LP 402  
R8181 10K 5% 1/16W MF-LP 402  
R8182 10K 5% 1/16W MF-LP 402  
R8183 10K 5% 1/16W MF-LP 402  
R8184 10K 5% 1/16W MF-LP 402  
R8185 10K 5% 1/16W MF-LP 402  
R8186 10K 5% 1/16W MF-LP 402  
R8187 10K 5% 1/16W MF-LP 402  
R8188 10K 5% 1/16W MF-LP 402  
R8189 10K 5% 1/16W MF-LP 402  
R8190 10K 5% 1/16W MF-LP 402  
R8191 10K 5% 1/16W MF-LP 402  
R8192 10K 5% 1/16W MF-LP 402  
R8193 10K 5% 1/16W MF-LP 402  
R8194 10K 5% 1/16W MF-LP 402  
R8195 10K 5% 1/16W MF-LP 402  
R8196 10K 5% 1/16W MF-LP 402  
R8197 10K 5% 1/16W MF-LP 402  
R8198 10K 5% 1/16W MF-LP 402  
R8199 10K 5% 1/16W MF-LP 402  
R8200 10K 5% 1/16W MF-LP 402  
R8201 10K 5% 1/16W MF-LP 402  
R8202 10K 5% 1/16W MF-LP 402  
R8203 10K 5% 1/16W MF-LP 402  
R8204 10K 5% 1/16W MF-LP 402  
R8205 10K 5% 1/16W MF-LP 402  
R8206 10K 5% 1/16W MF-LP 402  
R8207 10K 5% 1/16W MF-LP 402  
R8208 10K 5% 1/16W MF-LP 402  
R8209 10K 5% 1/16W MF-LP 402  
R8210 10K 5% 1/16W MF-LP 402  
R8211 10K 5% 1/16W MF-LP 402  
R8212 10K 5% 1/16W MF-LP 402  
R8213 10K 5% 1/16W MF-LP 402  
R8214 10K 5% 1/16W MF-LP 402  
R8215 10K 5% 1/16W MF-LP 402  
R8216 10K 5% 1/16W MF-LP 402  
R8217 10K 5% 1/16W MF-LP 402  
R8218 10K 5% 1/16W MF-LP 402  
R8219 10K 5% 1/16W MF-LP 402  
R8220 10K 5% 1/16W MF-LP 402  
R8221 10K 5% 1/16W MF-LP 402  
R8222 10K 5% 1/16W MF-LP 402  
R8223 10K 5% 1/16W MF-LP 402  
R8224 10K 5% 1/16W MF-LP 402  
R8225 10K 5% 1/16W MF-LP 402  
R8226 10K 5% 1/16W MF-LP 402  
R8227 10K 5% 1/16W MF-LP 402  
R8228 10K 5% 1/16W MF-LP 402  
R8229 10K 5% 1/16W MF-LP 402  
R8230 10K 5% 1/16W MF-LP 402  
R8231 10K 5% 1/16W MF-LP 402  
R8232 10K 5% 1/16W MF-LP 402  
R8233 10K 5% 1/16W MF-LP 402  
R8234 10K 5% 1/16W MF-LP 402  
R8235 10K 5% 1/16W MF-LP 402  
R8236 10K 5% 1/16W MF-LP 402  
R8237 10K 5% 1/16W MF-LP 402  
R8238 10K 5% 1/16W MF-LP 402  
R8239 10K 5% 1/16W MF-LP 402  
R8240 10K 5% 1/16W MF-LP 402  
R8241 10K 5% 1/16W MF-LP 402  
R8242 10K 5% 1/16W MF-LP 402  
R8243 10K 5% 1/16W MF-LP 402  
R8244 10K 5% 1/16W MF-LP 402  
R8245 10K 5% 1/16W MF-LP 402  
R8246 10K 5% 1/16W MF-LP 402  
R8247 10K 5% 1/16W MF-LP 402  
R8248 10K 5% 1/16W MF-LP 402  
R8249 10K 5% 1/16W MF-LP 402  
R8250 10K 5% 1/16W MF-LP 402  
R8251 10K 5% 1/16W MF-LP 402  
R8252 10K 5% 1/16W MF-LP 402  
R8253 10K 5% 1/16W MF-LP 402  
R8254 10K 5% 1/16W MF-LP 402  
R8255 10K 5% 1/16W MF-LP 402  
R8256 10K 5% 1/16W MF-LP 402  
R8257 10K 5% 1/16W MF-LP 402  
R8258 10K 5% 1/16W MF-LP 402  
R8259 10K 5% 1/16W MF-LP 402  
R8260 10K 5% 1/16W MF-LP 402  
R8261 10K 5% 1/16W MF-LP 402  
R8262 10K 5% 1/16W MF-LP 402  
R8263 10K 5% 1/16W MF-LP 402  
R8264 10K 5% 1/16W MF-LP 402  
R8265 10K 5% 1/16W MF-LP 402  
R8266 10K 5% 1/16W MF-LP 402  
R8267 10K 5% 1/16W MF-LP 402  
R8268 10K 5% 1/1



D

C

B

A

D



C

B

A

HDD CONNECTOR

ODD CONNECTOR



ATA Connectors  
Q16C/516S0357/M-ST-SM2-LF  
Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors

SYNC\_MASTER=MARIAS-PDIFF

SYNC\_DATE=06/02/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE  
NONE


SIZE  
D


DRAWING NUMBER  
051-6839

SHT  
82

REV.  
E

OF  
115





**Page Notes**

Power aliases required by this page:  
- =PP2V5\_ENETFW  
- =PP1V2\_ENETFW

Signal aliases required by this page:  
(NONE)


BOM options provided by this page:  
(NONE)

**Net Spacing Type: ENET\_MDI**

Line To Line: 0.38 mms  
Length Tolerance: 50 mils  
Primary Max Sep: 5 mils  
Secondary Max Sep: 100 mils  
Secondary Length: 500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

**Vesta Ethernet LowPwr**  
Disables Vesta Ethernet Circuit




**Vesta Config Straps:**

|                                                                                                   |                                                                                                                               |
|---------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|
| PHYA<4..0> - PHY Address Select<br>(Internal Pull-downs)                                          | MANMS - Manual Master/Slave Configuration Select<br>Sets manual master/slave configuration enable bit<br>(Internal Pull-down) |
| EN_10B - TBI Interface Select<br>1 - TBI/RTBI Mode<br>0 - GMII/RGMII Mode<br>(Internal Pull-down) | HUB - Repeater Select<br>Sets Hub/DTE bit and master/slave configuration value bit<br>(Internal Pull-down)                    |
| RGMIIEN - RGMII Enable<br>1 - RGMII/RTBI Mode<br>0 - GMII/TBI Mode<br>(Internal Pull-down)        | ER - Edge Rate Select<br>1 - Rise time approx. 5 ns<br>0 - Rise time approx. 4 ns<br>(Internal Pull-down)                     |
| FDX - Full-Duplex Select<br>Sets manual duplex mode bit<br>(Internal Pull-up)                     | AN_EN - Auto-Negotiation Select<br>1 - Auto-negotiation enabled<br>0 - Auto-negotiation disabled<br>(Internal Pull-up)        |
| F1000 - Speed Select<br>See table below<br>(Internal Pull-up)                                     | TXC_RXC_DELAY<br>1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns<br>(Internal Pull-down)                |
| SPD0 - Speed Select<br>See table below<br>(Internal Pull-down)                                    |                                                                                                                               |

| AN_EN | F1000 | SPD0 | Description                                |
|-------|-------|------|--------------------------------------------|
| 0     | 0     | 0    | Force 10BASE-T                             |
| 0     | 0     | 1    | Force 100BASE-TX                           |
| 0     | 1     | X    | Force 1000BASE-T (test use only)           |
| 1     | 0     | 0    | Auto-negotiate advertise 10BASE-T          |
| 1     | 0     | 1    | Auto-negotiate advertise 10/100BASE-TX     |
| 1     | 1     | 0    | Auto-negotiate advertise 10/100/1000BASE-T |
| 1     | 1     | 1    | Auto-negotiate advertise 1000BASE-T        |



**Vesta Ethernet PHY**

SYNC\_MASTER=MARIAS SYNC\_DATE=08/24/2005

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

|                     |      |                |           |
|---------------------|------|----------------|-----------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV.      |
|                     | D    | 051-6839       | E         |
| SCALE               | NONE | SHT            | 85 OF 115 |



| NET TYPE                  |          |          |                   |
|---------------------------|----------|----------|-------------------|
| ELECTRICAL_CONSTRAINT_SET | SPACING  | PHYSICAL | DIFFERENTIAL_PAIR |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_0       |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_0_N     |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_1       |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_1_N     |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_2       |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_2_N     |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_3       |
| RJ45                      | ENETCONN | ENETCONN | ENET RJ45_3_N     |

Page Notes

Power aliases required by this page:  
- PP2V5\_ENET  
- \_GND\_CHASSIS\_ENET

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Ethernet routing priority:  
1. Decoupling caps  
2. TX SERIES TERMINATION - LOCATE NEAR LINK  
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

Transformers should be mirrored on opposite sides of the board

Ethernet Connector

SYNC\_MASTER=N/A

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


|                     |      |                |      |
|---------------------|------|----------------|------|
| APPLE COMPUTER INC. | SIZE | DRAWING NUMBER | REV. |
|                     | D    | 051-6839       | E    |
| SCALE               |      | SHT            | OF   |
| NONE                |      | 86             | 115  |











|               |                            |           |
|---------------|----------------------------|-----------|
| SIZE<br>D     | DRAWING NUMBER<br>051-6839 | REV.<br>E |
| SCALE<br>NONE | SHT<br>91                  | OF<br>115 |



D

## C

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

AA

www.vinafix.vn





[illegible]

|   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|
|   | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| D |   |   |   |   |   |   |   |   |
| C |   |   |   |   |   |   |   |   |
| B |   |   |   |   |   |   |   |   |
| A |   |   |   |   |   |   |   |   |
|   | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |

|                     |       |               |               |               |               |               |               |  |
|---------------------|-------|---------------|---------------|---------------|---------------|---------------|---------------|--|
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| DVO                 | 151   | *             | 0.15 MM       | =STANDARD     | =STANDARD     | =STANDARD     | =STANDARD     |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| DVO                 | *     | =STANDARD     | =50_OHM_SE    | =50_OHM_SE    | =50_OHM_SE    | =50_OHM_SE    | =50_OHM_SE    |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TV                  | 151   | *             | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TV_CONN             | 151   | *             | =TV           | =TV           | =TV           | =TV           | =TV           |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TV                  | *     | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TV_CONN             | *     | =TV           | =TV           | =TV           | =TV           | =TV           | =TV           |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| VGA                 | 151   | *             | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| VGA_CONN            | 151   | *             | =VGA          | =VGA          | =VGA          | =VGA          | =VGA          |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| VGA                 | *     | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    | =75_OHM_SE    |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| VGA_CONN            | *     | =VGA          | =VGA          | =VGA          | =VGA          | =VGA          | =VGA          |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| LVDS                | 151   | *             |               | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| LVDS                | *     | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TMDS                | 251   | *             | 0.25 MM       | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TMDS_CONN           | =TMDS | *             | =TMDS         | =TMDS         | =TMDS         | =TMDS         | =TMDS         |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TMDS                | *     | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TMDS_CONN           | *     | =TMDS         | =TMDS         | =TMDS         | =TMDS         | =TMDS         | =TMDS         |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| TABLE_SPACING_RULE  |       |               |               |               |               |               |               |  |
| THERM               | 251   | *             | 0.25 MM       | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| TABLE_PHYSICAL_RULE |       |               |               |               |               |               |               |  |
| THERM               | *     | Y             | 0.25 MM       | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF | =100_OHM_DIFF |  |

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC\_MASTER=MARIAS

SYNC\_DATE=08/24/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

|       |                |      |
|-------|----------------|------|
| SIZE  | DRAWING NUMBER | REV. |
| D     | 051-6839       | E    |
| SCALE | SHT            | OF   |
| NONE  | 111            | 115  |

www.vinafix.vn



[illegible]



<

<