1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD / DATE	ENG APPD / DATE
E		408395	PRODUCTION RELEASED	11/02/05	?

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table Of Contents	N/A	N/A
2	2	Board Information	N/A	N/A
3	3	System Block Diagram	MARIAS	08/24/2005
4	4	Power Block Diagram	MARIAS	08/24/2005
5	5	Revision History	N/A	N/A
6	6	Q41C Pin Swaps	N/A	N/A
7	7	Functional Test Points	MARIAS	08/24/2005
8	8	I2C Connections	MARIAS	08/24/2005
9	9	JTAG Connections	MARIAS	08/24/2005
10	10	Power Synonyms	MARIAS	08/24/2005
11	11	Signal Synonyms	MARIAS	08/24/2005
12	12	Power Inputs	MARIAS	08/24/2005
13	13	Battery Charger	MARIAS	08/24/2005
14	14	12.8V PBUS/PMU Supplies	MARIAS	08/24/2005
15	15	5V/3.3V Supplies	MARIAS	08/24/2005
16	16	1.8V/1.5V Supplies	MARIAS	08/24/2005
17	17	2.5V Supply	MARIAS	08/24/2005
18	19	Vesta Power & Misc	MARIAS	08/24/2005
19	21	I2 Power	MARIAS	08/24/2005
20	22	I2 Power Supplies	MARIAS	08/24/2005
21	23	I2 Supplemental	MARIAS	08/24/2005
22	24	I2 Miscellaneous	MARIAS	08/24/2005
23	25	PCI Clock Buffer	MARIAS	08/24/2005
24	26	LEDs/Reset/Debug	MARIAS	08/24/2005
25	27	Power Management Unit (PMU05)	MARIAS	08/24/2005
26	29	Power Sequencing	MARIAS	08/24/2005
27	30	Fan Controller	MARIAS	08/24/2005
28	31	ALS Support	MARIAS	08/24/2005
29	32	Sudden Motion Sensor	MARIAS	08/24/2005
30	33	Q41C Internal I/O I	N/A	N/A
31	34	Q41C Internal I/O II	N/A	N/A
32	35	I2 Processor Interface	MARIAS	08/24/2005
33	36	A8 MaxBus (CPU0)	MARIAS	08/24/2005
34	37	A8 Configuration Straps	MARIAS	08/24/2005
35	38	A8 Power (CPU0)	MARIAS	08/24/2005
36	39	CPU VCore Supply	MARIAS	08/24/2005
37	46	CPU AVDD Supply	MARIAS	08/24/2005
38	47	I2 Memory Interface	MARIAS	08/24/2005
39	48	Memory Series Termination	MARIAS-NDIFF	N/A
40	50	DDR2 SO-DIMM Slot A	MARIAS-MDIFF	N/A
41	52	DDR2 SO-DIMM Slot B	MARIAS-MDIFF	N/A
42	55	M11 Frame Buffer Constraints	MARIAS	08/24/2005
43	56	I2 AGP Interface	MARIAS	08/24/2005
44	57	GPU (M11) AGP Interface	MARIAS	08/24/2005
45	58	GPU VCore Supply	MARIAS	08/24/2005
46	59	GPU (M11) Core Power	MARIAS	08/24/2005
47	60	GPU (M11) I/O Power	MARIAS	08/24/2005
48	61	GPU (M11) Frame Buffer I/F	MARIAS	08/24/2005
49	62	GPU Frame Buffer A	MARIAS	08/24/2005
50	63	GPU Frame Buffer B	MARIAS	08/24/2005
51	64	GPU (M11) GPIOs/Straps	MARIAS	08/24/2005
52	65	GPU (M11) Clocks/Misc	MARIAS	08/24/2005
53	66	GPU (M11) DVI/DAC Outputs	MARIAS	08/24/2005
54	67	Lower TMDS Transmitter	MARIAS	08/24/2005
55	68	Upper TMDS Transmitter	MARIAS	08/24/2005
56	69	Internal Display Conns	MARIAS	08/24/2005
57	70	External Display Conns	MARIAS-PDIFF	06/02/2005
58	71	BootROM	MARIAS	08/24/2005
59	72	I2 PCI Interface	MARIAS	08/24/2005
60	73	Q85 AIRPORT/BT CONN	MARIAS-MDIFF	N/A
61	74	Cardbus	MARIAS	08/24/2005
62	75	NEC USB2	MARIAS	08/24/2005
63	81	I2 UATA Interface	MARIAS	08/24/2005
64	82	HDD/ODD Connectors	MARIAS-PDIFF	06/02/2005
65	84	I2 Ethernet Interface	MARIAS	08/24/2005
66	85	Vesta Ethernet PHY	MARIAS	08/24/2005
67	86	Ethernet Connector	N/A	N/A
68	88	I2 FireWire Interface	MARIAS	08/24/2005
69	89	Vesta FireWire PHY	MARIAS	08/24/2005
70	90	FireWire Ports	MARIAS-PDIFF	06/02/2005
71	91	FireWire Series Term	MARIAS	08/24/2005
72	92	I2 USB Interface	MARIAS	08/24/2005
73	93	NEC USB2 Interface	MARIAS	08/24/2005
74	100	Audio Board Connector	N/A	N/A
75	110	Spacing & Physical Constraints	MARIAS	08/24/2005
76	111	Spacing & Physical Constraints 2	MARIAS	08/24/2005
77	112	Cross Reference Page		
78	113	Cross Reference Page		
79	114	Cross Reference Page		
80	115	Cross Reference Page		

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-6839	1	SCHEM,BOZEMAN,Q41C	SCH1		
820-1810	1	PCBF,BOZEMAN,Q41C	PCB1	CRITICAL	
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:SYV]	CRITICAL	EEE_SYV
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:TML]	CRITICAL	EEE_TML
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USH]	CRITICAL	EEE_USH
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6MM	[EEE:USJ]	CRITICAL	EEE_USJ

DIMENSIONS ARE IN MILLIMETERS
XX ±
X.XX ±
X.XXX ±
ANGLES ±
DO NOT SCALE DRAWING
THIRD ANGLE PROJECTION

METRIC

DRAFTER		DESIGN CK	
ENG APPD		MFG APPD	
QA APPD		DESIGNER	
RELEASE		SCALE	NONE

MATERIAL/FINISH NOTED AS APPLICABLE
SIZE D

Apple Computer Inc.

TITLE: SCHEM,MLB,PB17"

DRAWING NUMBER: 051-6839
REV.: E
SHT 1 OF 115

Design-Specific Rules

```
TABLE_SPACING_RULE
    STANDARD    =DEFAULT        *       =DEFAULT    =DEFAULT    =DEFAULT    =DEFAULT    =DEFAULT
TABLE_SPACING_RULE
    BGA_P1MM        10          *       0.10 MM     1.25 MM     0.1 MM      12.5 MM     15.0 MM
TABLE_SPACING_RULE
    BGA_P2MM        20          *       0.20 MM     1.25 MM     0.1 MM      12.5 MM     15.0 MM
TABLE_SPACING_RULE
    DEFAULT                     *       0.1 MM      2.5 MM      0.15 MM     10.0 MM     15.0 MM

TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_ASSIGNMENT
    *               *           1MM     BGA_P1MM
TABLE_SPACING_ASSIGNMENT
    AGP_STB         *           1MM     BGA_P2MM
TABLE_SPACING_ASSIGNMENT
    CLOCK           *           1MM     BGA_P2MM
TABLE_SPACING_ASSIGNMENT
    RAM_DIFF        *           1MM     BGA_P2MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    STANDARD        *       =DEFAULT    =DEFAULT        =DEFAULT        =DEFAULT
TABLE_PHYSICAL_RULE
    DEFAULT         *           Y       0.100 MM        0.100 mm        1.25 MM
```

"1MM" area defined around BGAs to reduce DRCs caused by fan-out.

"BGA_P2MM" rule ensures these critical signals do not fan-out routed next to any other signals.

Layer-specific rules for 90-ohm differential impedance

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
  90_OHM_DIFF       TOP,BOTTOM              2.5 MM      0.200 MM    2.5 MM      1.0 MM
TABLE_SPACING_RULE
  90_OHM_DIFF               *               2.5 MM      0.200 MM    2.5 MM      1.0 MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
  90_OHM_DIFF   TOP,BOTTOM      Y           0.118 MM        0.1 MM      5 MM
TABLE_PHYSICAL_RULE
  90_OHM_DIFF       *           Y           0.125 MM        0.1 MM      5 MM
```

Layer-specific rules for 100-ohm differential impedance

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
  100_OHM_DIFF      TOP,BOTTOM              2.5 MM      0.200 MM    2.5 MM      1.0 MM
TABLE_SPACING_RULE
  100_OHM_DIFF              *               2.5 MM      0.200 MM    2.5 MM      1.0 MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
  100_OHM_DIFF  TOP,BOTTOM      Y           0.092 MM        0.1 MM      5 MM
TABLE_PHYSICAL_RULE
  100_OHM_DIFF      *           Y           0.100 MM        0.1 MM      5 MM
```

Layer-specific rules for 110-ohm differential impedance

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
  110_OHM_DIFF      TOP,BOTTOM              2.5 MM      0.330 MM    2.5 MM      1.0 MM
TABLE_SPACING_RULE
  110_OHM_DIFF              *               2.5 MM      0.300 MM    2.5 MM      1.0 MM

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
  110_OHM_DIFF  TOP,BOTTOM      Y           0.080 MM        0.1 MM      5 MM
TABLE_PHYSICAL_RULE
  110_OHM_DIFF      *           Y           0.085 MM        0.1 MM      5 MM
```

Portable-specific Override Rules

```
TABLE_SPACING_RULE
    AGP             201         *       0.2 MM
TABLE_SPACING_RULE
    AGP_STB         251         *       0.25 MM
TABLE_SPACING_RULE
    VGA             151         *       0.15 MM     =DEFAULT    =DEFAULT    =DEFAULT    =DEFAULT
TABLE_SPACING_RULE
    TV              151         *       0.15 MM     =DEFAULT    =DEFAULT    =DEFAULT    =DEFAULT

TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    VGA             *       =60_OHM_SE  =60_OHM_SE  =60_OHM_SE  =60_OHM_SE
TABLE_PHYSICAL_RULE
    TV              *       =60_OHM_SE  =60_OHM_SE  =60_OHM_SE  =60_OHM_SE
```

CHASSIS GND CONNECTIONS



Layer-specific rules for 60-ohm single-ended impedance

```
TABLE_SPACING_RULE

TABLE_PHYSICAL_RULE
    60_OHM_SE       *           Y       0.076 MM        =50_OHM_SE      =50_OHM_SE
```

Layer-specific rules for 50-ohm single-ended impedance

```
TABLE_SPACING_RULE
    50_OHM_SE               *                   2.5 MM      0.125 MM    2.5 MM      1.0 MM
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    50_OHM_SE       *           Y       0.100 MM        0.100 MM        1.25 MM
TABLE_PHYSICAL_RULE
    50_OHM_SE       *           Y       0.100 MM        0.100 MM        1.25 MM
```

TMDS RETURN CURRENT VIAS



BOARD HOLES

HEATSINK MOUNTS



CHASSIS MOUNTS

MECH. HOLES



INVERTER







PCB MOUNTS



SPEAKER CLIPS



BOARD STACK-UP AND CONSTRUCTION

SEE BOARD FILE FOR DETAILED INFORMATION
CONVENTIONAL CONSTRUCTION WITH Pxx TH VIA




```
TABLE_BOARD_INFO
    TOP,ISL2,ISL3,ISL4,ISL5,ISL6,ISL7,ISL8,ISL9,ISL10,ISL11,BOTTOM       NO_TYPE,1MM       MM
```

BOM OPTIONS

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7017	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_S,Q41C	COMMON,ALTERNATE,EEE_SYV,GPU_LF,VRAM_SAMSUNG,gQ41C,gCommon
630-7186	PCBA,MLB,BESTMHZ,BOZEMAN,VRAM_H,Q41C	COMMON,ALTERNATE,EEE_TML,GPU_LF,VRAM_HYNIX,gQ41C,gCommon
630-7443	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_S,PB17	COMMON,ALTERNATE,EEE_USH,GPU_EUTECTIC,VRAM_SAMSUNG,gQ41C,gCommon
630-7444	PCBA,MLB,BESTMHZ,GPU_EUT,VRAM_H,PB17	COMMON,ALTERNATE,EEE_USJ,GPU_EUTECTIC,VRAM_HYNIX,gQ41C,gCommon

BOM GROUP	BOM OPTIONS
gCommon	5V_HD_LOGIC,BACKUP_BATT,CPU_A7PM,I2_FW_BETA,I2_MAXBUS_50OHM,MAXBUS_1V8,gCommon1
gCommon1	MMM_ACCEL_KIONIX,GPU_PWRPLAY,GPU_SS,GPU_LVDDR_2V8,GPU_MEMIO_1V8,gCommon2
gCommon2	I2_REV1_NOT,I2_MAXBUS_FBCLK_MATCHED,I2_AGP_FBCLK_MATCHED,I2_PCI_FBCLK_MATCHED,gCommon3
gCommon3	CPU_VCORE_2STATES,I2_MAXBUS_166MHZ,CPU0_BUSRATIO_10.0X,I2VCORE_1V5,I2VCORE_BURST,gCommon4
gCommon4	VESTA_PORT2_DISABLE,DVO_1V8,TMDS_DUAL,VCORE_OFFSET,VCORE_OFFSET_SW,gUSB
gUSB	USB2_NEC,USB1P1_NEC,TPAD_SEQ_PMU
gQ41C	Q41C_PARTS,A7PM_1P67_LGA,BOOTROM_PROG,PMU_PROG,MAXBUS_TBEN_SYNC,gQ41CVcore
gQ41CVcore	CPU0_VCORE_1V30,Q41,CPU0_AVDD_1V30

Module Components

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
343S0383	1	IC,ASIC,I2,REV1.2,NB/SB,974 BGA	U2100	CRITICAL	
337S3135	1	IC,PMU05,BLANK,QFP	U2700	CRITICAL	PMU_BLANK
341S1772	1	IC,PMU05,Vxxx,QFP	U2700	CRITICAL	PMU_PROG
337S3181	1	IC,A7PM,R1.5,1.67GHZ,LGA,1.28V,25W,85C	U3600	CRITICAL	A7PM_1P67_LGA
337S3077	1	IC,A8,xxxGHZ	U3600	CRITICAL	CPU_A8
338S0252	1	IC,GPU,M11P	U5700	CRITICAL	GPU_LF
338S0299	1	IC,GPU,M11P,EUTECTIC	U5700	CRITICAL	GPU_EUTECTIC
335S0088	1	BOOTROM,BLANK	U7100	CRITICAL	BOOTROM_BLANK
341S1739	1	IC,BOOTROM,B,Q41C	U7100	CRITICAL	BOOTROM_PROG
343S0356	1	IC,ASIC,VESTA,V1.3,LF	U8500	CRITICAL	
333S0317	4	IC,GDDR SDRAM,2MX32X4,300MHZ, LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_SAMSUNG
333S0314	4	IC,GDDR SDRAM,2MX32X4,300MHZ, LF FBGA144	U6200,U6250,U6300,U6350	CRITICAL	VRAM_HYNIX

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
343S0388	343S0356	?	U8500	v1.4 is alt to v1.3

Board Information

SYNC_MASTER=N/A SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 2 OF 115	

J8600
Ethernet Connector P.67
4 DATA PAIRS
J9020
FW - A Connector P.70
2 DATA PAIRS @ 200MHz
J9010
FW - B Connector P.70
2 DATA PAIRS @ 400MHZ
J3320
SW MODEM Connector P.30
JA000
Audio Connector P.74
J1250
Battery Connector P.12
Power Supply & Charger P.13-17
J3400
DC-In Connector P.31
U8500
Ethernet P.66
Vesta Combo PHY
FireWire P.69
G/MII
3.3V
10/100/1000
8BIT TX
8BIT RX
125MHZ
1394 OHCI
3.3V
8BIT TX/RX
100MHZ
J8200/J8250
HDD/ODD Connectors P.64
UATA
U1250
BATTERY CURRENT SENSOR P.12
ALS Sensors
I2S
I2C
U3000
Fan Circuit P.27
SLEEP LED P.24
SMBUS
3.3V
U2700
PMU P.25
J7400
CARDBUS Connector P.61
33MHZ
16/32 BITS
3.3V/5V
ETHERNET 10/100/1000 P.65
FIREWIRE 800 Mb/S P.68
UATA 100 P.63
I2S x2 P.21
I2C x2 P.21
J2690
Serial Debug Connector P.24
U3220
SMS Sensor P.29
U7400
TI PCI1510 CardBus Controller P.61
UNUSABLE
USB2.0 PORTS A-F P.73
SCCA P.21
VIA/PMU P.21
U7100
BOOT ROM 1M X 8 P.58
J7300
AIRPORT Connector P.60
BOOTROM P.21
U2100
I2
PCI 32BITS 33MHZ P.59
PCI BUS
32BITS
33MHZ
3.3V
AGP BUS
1.5V/3.3V
32BITS
66MHZ
U5700
ATI M11P P.44-53
MEMORY BUS
1.8V
240MHZ
64BITS
(x2 Channels)
U7500
NEC USB2.0 EHCI HC P.62
MAXBUS P.32
4X AGP P.43
DDR2 MEMORY P.47
MAXBUS
1.8V
167MHZ
32BIT ADDR
64BIT DATA
MEMORY BUS
1.8V
167MHZ
64BITS
J5000/J5200
DDR2 SDRAM DIMM 0
DDR2 SDRAM DIMM 1
SO-DIMM Connector
P.40/41
MEMORY CH A U6200/U6250 P.49
MEMORY CH B U6300/U6350 P.50
128MB
LEFT USB2 CONN
RIGHT USB2 CONN
BlueTooth (1.1) P.60
Trackpad (1.1) P.30
U3600
A7PM CPU
(MPC7448)
P.33-35
CPU PLL Config P.7
LVDS
EDID (I2C)
S-VIDEO
COMPOSITE
TMDS (VIA SIL178)
RGB
DDC
J6950
Inverter Connector P.56
J6900
LCD Panel Connector P.56
J7060
S-Video Connector P.57
J7000
DVI-I Connector P.57

System Block Diagram

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 3 OF 115	

POWER SYSTEM ARCHITECTURE

AC ADAPTER IN

INRUSH LIMITER

+24V_PBUS

1V20_REF

>=13.44V TURNS-ON
<=13.44V SHUTS-OFF

RUN/SS

BUCK VCC REGULATOR (LTC1625)

AC: 12.8V
NO AC: BATTERY VOLTAGE
1625 NOT RUNNING

SHUTDOWN: RUNNING
SLEEP: RUNNING
RUN: RUNNING

RC AT 1M*0.047UF @ 24V

+PBUS

BACKLIGHT INVERTER

5V_PWRON

VCC
MAIN 1.8V/1.5V DC/DC (MAX1715)

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

TURNS ON OUTPUT @ 2.4V
ON1/ON2

PGOOD

MAXBUS
VRAM CORE
VRAM I/O
DDR2 POWER

1V8_PWRON

1V8_1V5_OK

1V5_PWRON

AGP I/O

+PBUS

5V_PWRON

VCC
DC/DC (MAX1717)

SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING

CPU_VCORE (+1.3V)

14V_PBUS

3V3_ALL LDO

5V_PWRON

PMU
3V3_ALL

4V6_ALL

+BATT

RUN/SS - 5V
TURNS ON AT >1V
<100UA ALLOWED
INTERNAL ZENER CLAMP TO 6V

MAIN 3V/5V DC/DC (LTC3707)

VCC

STBYMD

PGOOD

5V_PWRON

3V_5V_OK

HOLDS BOTH RUN/SS AT GND WHEN IT'S CONNECTED TO GND

TURNS CONTROL TO RUN/SS WHEN IT'S OPEN

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

INTERNAL ZENER CLAMP TO 6V
<100UA ALLOWED
TURNS ON AT >1V
RUN/SS - 3V

3V3_PWRON

RC AT 1M*0.1UF @ 24V

+PBUS

5V_PWRON

EXT_VCC

VCC

DC/DC (LTC1778)

SHUTDOWN: STOPPED
SLEEP: STOPPED
RUN: RUNNING

TURNS ON AS LOW AS 0.8V/TYP 1.5V
INTERNAL 1.2UA CURRENT SOURCE

RUN/SS

GPU_VCORE +1.3V

14V_PBUS

BACKUP BATTERY

CHARGER INPUT & BOOST OUTPUT

14V CHARGES BACKUP BATTERY

24V IS OUTPUT ONLY FROM BACKUP BATTERY

BACKUP BATTERY CIRCUIT CHARGES OFF +PBUS AND PREVENTS +PBUS AND +24V_PBUS FROM DROPPING BELOW 6V (UNTIL DRAINED)

NO INRUSH PROTECTION
WHEN ONLY BATTERY IS CONNECTED

+24V_PBUS

DC/DC (LTC3412)

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

2V5_PWRON

DC/DC (LTC3412)

SHUTDOWN: STOPPED
SLEEP: RUNNING
RUN: RUNNING

I2_CORE +1.5V

BATTERY CHARGER (MAX1772)

+BATT

3S 2P 18650 CELLS

NO INRUSH PROTECTION
WHEN ONLY BATTERY IS CONNECTED

BATTERY VOLTAGE FEED-IN PATH

+PBUS

POWER SEQUENCE
(CONTROLLED BY PMU)



INCORRECT

Power Block Diagram

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE NONE SHT 4 OF 115

REVISION HISTORY

PROTO

04/05/2005 - Beginning revision history
- Sync'd FB pin swaps from 051-5838
- Pinned out audio connector per flex cable
- Pinned out left USB/ALS connector per flex cable
04/07/2005 - Moved modem connector to non-shared page
- Updated chassis ground connections
- Pin swapped DDR2 according to layout
04/11/2005 - Changed audio caps to X5R (CA033, CA050, CA051)
04/12/2005 - Updated wireless connector pinout according to flex
- Implemented more DDR2 pin swaps
- Implemented pin swaps on FW data lines
- Added RAM_DQS_N pulldowns
04/14/2005 - Corrected mosf line and neck width properties
04/15/2005 - Added CPU Vcore mux circuit
04/19/2005 - Added NO_TEST property to buses between JTAG enabled devices
- Pinswapped FB Y/P for MII
04/20/2005 - Corrected ENET power rail to PWRON instead of RUN (Wake-on-LAN)
- Corrected Vesta reset and Ethernet LOWPWR circuits
- Changed R5880 to 6.34k to take GPU Vcore to 1.30/1.05v
- Added page 6 and modified pages 11,25,81 for design specific pin swaps
- Separated GPU MVREF into two dividers
04/26/2005 - Added 8 vias for TMDS return current
04/27/2005 - Added LVDS electrical constraint set properties
- Added NO_TEST property to S1_TMDS_DP<2> (no room for TP)
- Changed MIN_NECK_WIDTH property on TMDS power rails to 0.2 mm
- Changed gender of debug connector
- Removed C6367 due to MCO violation
04/29/2005 - SChematic released as REV 01 for PROTO

EVT

05/04/2005 - Added SYNONYMS to allow DVO and USB pulldown pinswaps
05/09/2005 - Added missing pullup to SYS_LID_OPEN
- Added missing pulldown to Vesta LPWR_1394
05/09/2005 - Lead-free resistor replacement on page 86
05/16/2005 - Various lead-free replacements
- Added Hynix VRAM option and PCBA
05/17/2005 - Added 2 0.1uF caps to VGA sync buffers
05/25/2005 - Added NEC USB2 controller and PCI clock buffer
- Various lead-free replacements
- Added pullup to BATTD_DET
05/26/2005 - Removed SMS PIC microcontroller
05/31/2005 - Added 2 0.1uF caps to GPU Vcore output
- Corrected USB diff_pair and spacing/physical rules on ports
06/01/2005 - Corrected caps on FireWire vF rail to 50V
- Various lead-free replacements

DVT

06/28/2005 - Added 10K pullup to VIA_REQ_L
- Changed Q2941 to level shift/pass FET to correct GPU VCore and CPU_Vcore power sequencing
- Moved R2943 to SYS_PWRSEQ_1_1 to correct trackpad power state in sleep
- Moved +PP3V3_IRC_SB to RUN rail to correct pumpup problem in sleep
- Changed to USB1PT NEC BOMOPTION
07/06/2005 - Various Pb-free replacements
- Changed TMDS drive strength resistors to 301 ohm, which was built at EVT
- Added FET to allow PMU control of trackpad power sequencing
07/08/2005 - Added resistor mux for I2's MAXBUS I/O rail (PWRON vs RUN)
07/09/2005 - Changed CPU Vcore to 2-states only (no MUX)
- Removed I2's connection to TBEN (leakage path)
- Changed 32.768kHz crystal to new APN specifing 1uW drive parts
- Added line width constraints to LTC1625 and CPU_Vcore gate nodes
07/14/2005 - Added external 1K pullups in parallel with all I2 internal pullups
07/18/2005 - Changed NEC USB2 series R value to 39.2 ohm
- Added 150 ohm pulldowns to FW_CTL lines at Vesta
- Changed TMDS transmitter ferrites to part with higher current rating (1.5A)
- Added BOMOPTIONs for and stuffed CPU Vcore at 1.28V and 1.30V
07/19/2005 - Added audio mute sequencing FETs
- Moved UATA_DSTROBE cap to other side of series resistor
- Released as REV 06 for DVT
07/22/2005 - Changed all external I2_GPIO pullups to 10K
- Stuffed R2452, R2462, R2463 to correct i2 2.5V pullup problem
- Released as REV 04 for DVT
07/25/2005 - Replaced 371S0299 with 371S0300
- Changed I2_MAXBUS 330HM and I2_MAXBUS_50OHM_BOMOPTIONs
- Changed to Vesta V1.4 as primary U8500, Vesta V1.3 as alternate
07/26/2005 - Changed PCI_RDS output series term to 42 ohms
- Swapped locations (not values) of C2500 and C2501
07/29/2005 - Released as REV 05 for DVT
08/03/2005 - Added R3776 on CPU0_EXT_QUAL 10K pulldown.
- Added R0965 on CPU0_JTAG_TCK 10K pull down (no stuff).
- Changed C1721 and C2205 to 2200pF.
08/03/2005 - Changed C1730 to 5.6pF.
- Changed C1700 and C1701 and C2215 and C2216 to 47uF.
- Changed R1720 and R2205 to 7.5K.
- Released as REV 06 for DVT

Pre-PVT

08/16/2005 - Replaced C3940-C3947 with ceramic caps
08/17/2005 - Changed power supply solder jumpers to shorts
- Added five ceramic caps to Vcore supply input
- Changed D1460,D1461 to 60V schottky to reduce reverse leakage
08/18/2005 - Changed R2958 to 10K to improve power sequencing timing
08/22/2005 - Added FETs to control leakage on Vesta rails.
08/24/2005 - Changed C8600-C8603 to 1uF due to FET isolation
- Changed R5822 to 100K for power sequencing improvements
- NO STUFFed R2969 for power sequencing improvements
- Released as REV 07 for Pre-PVT

PVT

08/29/2005 - Released as REV A for PVT/Production
09/02/2005 - Stuffed R8420 with 10K, 5% to ensure MDIO logic levels
- Stuffed R2464 to correct unused GPIO logic level

E

SYNC_MASTER=N/A SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	5	115

I2S Series Rs

MAKE_BASE=TRUE	22	I2S0_SB_TO_DEV_DTO_R	=RP1150P1	11	11	=RP1150P8	I2S0_SB_TO_DEV_DTO	7	74	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S0_BITCLK_R	=RP1150P2	11	11	=RP1150P7	I2S0_BITCLK	7	74	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S0_MCLK_R	=RP1150P3	11	11	=RP1150P6	I2S0_MCLK	7	74	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S0_SYNC_R	=RP1150P4	11	11	=RP1150P5	I2S0_SYNC	7	74	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S1_SB_TO_DEV_DTO_R	=RP1151P1	11	11	=RP1151P8	I2S1_SB_TO_DEV_DTO	30		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S1_SYNC_R	=RP1151P2	11	11	=RP1151P7	I2S1_SYNC	30		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S1_MCLK_R	=RP1151P3	11	11	=RP1151P6	I2S1_MCLK	30		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	22	I2S1_BITCLK_R	=RP1151P4	11	11	=RP1151P5	I2S1_BITCLK	30		MAKE_BASE=TRUE	

UATA Series Rs

MAKE_BASE=TRUE	63	UATA_DD_R<12>	=RP8150P1	63	63	=RP8150P8	UATA_DD<12>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_CS0_L_R	=RP8150P2	63	63	=RP8150P7	UATA_CS0_L	7	63 64	MAKE_BASE=TRUE	(IDE_CS1FX_L)
MAKE_BASE=TRUE	63	UATA_DD_R<14>	=RP8150P3	63	63	=RP8150P6	UATA_DD<14>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<11>	=RP8150P4	63	63	=RP8150P5	UATA_DD<11>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<7>	=RP8151P1	63	63	=RP8151P8	UATA_DD<7>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<2>	=RP8151P2	63	63	=RP8151P7	UATA_DD<2>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<3>	=RP8151P3	63	63	=RP8151P6	UATA_DD<3>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<15>	=RP8151P4	63	63	=RP8151P5	UATA_DD<15>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<9>	=RP8152P1	63	63	=RP8152P8	UATA_DD<9>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<4>	=RP8152P2	63	63	=RP8152P7	UATA_DD<4>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<6>	=RP8152P3	63	63	=RP8152P6	UATA_DD<6>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<5>	=RP8152P4	63	63	=RP8152P5	UATA_DD<5>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DA_R<2>	=RP8153P1	63	63	=RP8153P8	UATA_DA<2>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<8>	=RP8153P2	63	63	=RP8153P7	UATA_DD<8>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<10>	=RP8153P3	63	63	=RP8153P6	UATA_DD<10>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DA_R<0>	=RP8153P4	63	63	=RP8153P5	UATA_DA<0>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<13>	=RP8154P1	63	63	=RP8154P8	UATA_DD<13>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<0>	=RP8154P2	63	63	=RP8154P7	UATA_DD<0>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DD_R<1>	=RP8154P3	63	63	=RP8154P6	UATA_DD<1>	7	63 64	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	63	UATA_DA_R<1>	=RP8154P4	63	63	=RP8154P5	UATA_DA<1>	7	63 64	MAKE_BASE=TRUE	

MAXBUS Pullups

MAKE_BASE=TRUE	33	32	MAXBUS_TS_L	=RP3510P1	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_BG_L	=RP3510P2	32						
MAKE_BASE=TRUE	33	32	MAXBUS_CPU0_DBG_L	=RP3510P3	32						
MAKE_BASE=TRUE			NC_MAXBUS_TBEN_I2 NO_TEST=YES	=RP3510P4	32						
MAKE_BASE=TRUE	33	32	MAXBUS_CPU0_BG_L	=RP3511P1	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_HIT_L	=RP3511P2	32						
MAKE_BASE=TRUE	33	32	MAXBUS_CPU0_HIT_L	=RP3511P3	32						
MAKE_BASE=TRUE	33	32	MAXBUS_CPU0_BR_L	=RP3511P4	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_BR_L	=RP3512P1	32						
MAKE_BASE=TRUE	33	32	MAXBUS_TA_L	=RP3512P2	32						
MAKE_BASE=TRUE	34	32	MAXBUS_CPU0_INT_L	=RP3512P3	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_INT_L	=RP3512P4	32						
MAKE_BASE=TRUE	33	32	MAXBUS_CPU0_DRDY_L	=RP3513P2	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_DRDY_L	=RP3513P3	32						
MAKE_BASE=TRUE	33	32	MAXBUS_AACK_L	=RP3513P4	32						
MAKE_BASE=TRUE	33	32	MAXBUS_ARTRY_L	=RP3514P1	32						
MAKE_BASE=TRUE		32	MAXBUS_CPU1_DBG_L	=RP3514P2	32						
MAKE_BASE=TRUE	33	32	MAXBUS_TEA_L	=RP3514P3	32						

AGP Pullups

MAKE_BASE=TRUE	44	43	AGP_TRDY_L	=RP5610P1	43						
MAKE_BASE=TRUE	44	43	AGP_IRDY_L	=RP5610P2	43						
MAKE_BASE=TRUE	44	43	AGP_REQ_L	=RP5610P3	43						
MAKE_BASE=TRUE	44	43	AGP_RBF_L	=RP5610P4	43						
MAKE_BASE=TRUE	44	43	AGP_FRAME_L	=RP5611P1	43						
MAKE_BASE=TRUE	44	43	AGP_DEVSEL_L	=RP5611P2	43						
MAKE_BASE=TRUE	44	43	AGP_STOP_L	=RP5611P3	43						
MAKE_BASE=TRUE	44	43	AGP_GNT_L	=RP5611P4	43						

PCI Pullups

MAKE_BASE=TRUE		11	PCI_AIRPORT_GNT_L	=RP7250P1	59						
MAKE_BASE=TRUE	60	59 62 61	PCI_TRDY_L	=RP7250P2	59						
MAKE_BASE=TRUE	60	59 62 61	PCI_IRDY_L	=RP7250P3	59						
MAKE_BASE=TRUE	60	59 62 61	PCI_STOP_L	=RP7250P4	59						
MAKE_BASE=TRUE		11	PCI_CBUS_REQ_L	=RP7251P1	59						
MAKE_BASE=TRUE		11	PCI_AIRPORT_REQ_L	=RP7251P2	59						
MAKE_BASE=TRUE		11	PCI_CBUS_GNT_L	=RP7251P3	59						
MAKE_BASE=TRUE	60	59 62 61	PCI_FRAME_L	=RP7251P4	59						

FW Series Rs

MAKE_BASE=TRUE	68	9	FW_D_R<3>	=RP9100P1	71	71	=RP9100P8	FW_D<3>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<1>	=RP9100P2	71	71	=RP9100P7	FW_D<1>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<0>	=RP9100P3	71	71	=RP9100P6	FW_D<0>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<2>	=RP9100P4	71	71	=RP9100P5	FW_D<2>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<7>	=RP9101P1	71	71	=RP9101P8	FW_D<7>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<5>	=RP9101P2	71	71	=RP9101P7	FW_D<5>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<6>	=RP9101P3	71	71	=RP9101P6	FW_D<6>	9	69	MAKE_BASE=TRUE
MAKE_BASE=TRUE	68	9	FW_D_R<4>	=RP9101P4	71	71	=RP9101P5	FW_D<4>	9	69	MAKE_BASE=TRUE

Lower DVO Series Rs

MAKE_BASE=TRUE	53	GPU_DVOD_R<0>	=RP6720P1	54	54	=RP6720P8	GPU_DVOD<0>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<1>	=RP6720P2	54	54	=RP6720P7	GPU_DVOD<1>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<2>	=RP6720P3	54	54	=RP6720P6	GPU_DVOD<2>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<3>	=RP6720P4	54	54	=RP6720P5	GPU_DVOD<3>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<11>	=RP6721P1	54	54	=RP6721P8	GPU_DVOD<11>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<10>	=RP6721P2	54	54	=RP6721P7	GPU_DVOD<10>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<9>	=RP6721P3	54	54	=RP6721P6	GPU_DVOD<9>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<8>	=RP6721P4	54	54	=RP6721P5	GPU_DVOD<8>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<6>	=RP6722P1	54	54	=RP6722P8	GPU_DVOD<6>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<4>	=RP6722P2	54	54	=RP6722P7	GPU_DVOD<4>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<7>	=RP6722P3	54	54	=RP6722P6	GPU_DVOD<7>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<5>	=RP6722P4	54	54	=RP6722P5	GPU_DVOD<5>	54		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVO_HSYNC_R	=RP6723P1	54	54	=RP6723P8	GPU_DVO_HSYNC	54	55	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVO_VSYNC_R	=RP6723P2	54	54	=RP6723P7	GPU_DVO_VSYNC	54	55	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVO_DE_R	=RP6723P3	54	54	=RP6723P6	GPU_DVO_DE	54	55	MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVO_CLKP_R	=RP6723P4	54	54	=RP6723P5	GPU_DVO_CLKP	54	55	MAKE_BASE=TRUE	

Upper DVO Series Rs

MAKE_BASE=TRUE	53	GPU_DVOD_R<13>	=RP6821P1	55	55	=RP6821P8	GPU_DVOD<13>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<12>	=RP6821P2	55	55	=RP6821P7	GPU_DVOD<12>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<14>	=RP6821P3	55	55	=RP6821P6	GPU_DVOD<14>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<15>	=RP6821P4	55	55	=RP6821P5	GPU_DVOD<15>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<18>	=RP6822P1	55	55	=RP6822P8	GPU_DVOD<18>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<19>	=RP6822P2	55	55	=RP6822P7	GPU_DVOD<19>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<16>	=RP6822P3	55	55	=RP6822P6	GPU_DVOD<16>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<17>	=RP6822P4	55	55	=RP6822P5	GPU_DVOD<17>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<21>	=RP6823P1	55	55	=RP6823P8	GPU_DVOD<21>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<20>	=RP6823P2	55	55	=RP6823P7	GPU_DVOD<20>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<23>	=RP6823P3	55	55	=RP6823P6	GPU_DVOD<23>	55		MAKE_BASE=TRUE	
MAKE_BASE=TRUE	53	GPU_DVOD_R<22>	=RP6823P4	55	55	=RP6823P5	GPU_DVOD<22>	55		MAKE_BASE=TRUE	

USB Pulldowns

	72	=RP9210P8	USB2_I2_LEFT_PORT_P	11						MAKE_BASE=TRUE	
	72	=RP9210P7	USB2_I2_LEFT_PORT_N	11						MAKE_BASE=TRUE	
	72	=RP9210P6	USB2_I2_P<1>	72						MAKE_BASE=TRUE	
	72	=RP9210P5	USB2_I2_N<1>	72						MAKE_BASE=TRUE	
	72	=RP9211P8	USB2_I2_RIGHT_PORT_P	11						MAKE_BASE=TRUE	
	72	=RP9211P7	USB2_I2_RIGHT_PORT_N	11						MAKE_BASE=TRUE	
	72	=RP9211P6	USB2_I2_P<3>	72						MAKE_BASE=TRUE	
	72	=RP9211P5	USB2_I2_N<3>	72						MAKE_BASE=TRUE	
	72	=RP9212P8	USB_I2_BT_P	11						MAKE_BASE=TRUE	
	72	=RP9212P7	USB_I2_BT_N	11						MAKE_BASE=TRUE	
	72	=RP9212P6	USB_I2_TPAD_P	11						MAKE_BASE=TRUE	
	72	=RP9212P5	USB_I2_TPAD_N	11						MAKE_BASE=TRUE	
	73	=RP9300P8	USB2_NEC_LEFT_PORT_P	11						MAKE_BASE=TRUE	
	73	=RP9300P7	USB2_NEC_LEFT_PORT_N	11						MAKE_BASE=TRUE	
	73	=RP9300P6	USB2_NEC_RIGHT_PORT_N	11						MAKE_BASE=TRUE	
	73	=RP9300P5	USB2_NEC_RIGHT_PORT_P	11						MAKE_BASE=TRUE	
	73	=RP9301P8	USB_NEC_BT_P	11						MAKE_BASE=TRUE	
	73	=RP9301P7	USB_NEC_BT_N	11						MAKE_BASE=TRUE	
	73	=RP9301P6	USB_NEC_TPAD_N	11						MAKE_BASE=TRUE	
	73	=RP9301P5	USB_NEC_TPAD_P	11						MAKE_BASE=TRUE	

Q41C Pin Swaps

SYNC_MASTER=N/A SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	6	115

Enhanced MAC-1 Test Coverage

Functional test points use a P6 pad placed on bottom side.

POWER

E12	PP24V_ADAPTER	10	FUNC_TEST=YES	Place 2 TPs @ connector
E1	PP24V_ALL_PBUSA	10	FUNC_TEST=YES	
E2	PP12V8_ALL_PBUSB	10	FUNC_TEST=YES	
E4	PPVCORE_RUN_GPU	10	FUNC_TEST=YES	
E3	PPVCORE_RUN_CPU	10	FUNC_TEST=YES	
E6	PP1V8_PWRON	10	FUNC_TEST=YES	Place within 50 mm
E5	PP2V5_PWRON	10	FUNC_TEST=YES	of power supply.
E7	PP5V_PWRON	10	FUNC_TEST=YES	
E8	PP3V3_PWRON	10	FUNC_TEST=YES	
E9	PP5V_RUN	10	FUNC_TEST=YES	
E10	PP3V3_ALL	10	FUNC_TEST=YES	
E62	=FTP_GND	7 10	FUNC_TEST=YES	Place 5-10 GND TPs.

LVDS

E79	LVDS_U0_P	53 56	FUNC_TEST=YES	
E80	LVDS_U0_N	53 56	FUNC_TEST=YES	
E81	LVDS_U1_P	53 56	FUNC_TEST=YES	
E82	LVDS_U1_N	53 56	FUNC_TEST=YES	
E83	LVDS_U2_P	53 56	FUNC_TEST=YES	
E84	LVDS_U2_N	53 56	FUNC_TEST=YES	
E85	CLKLVDS_U_P	53 56	FUNC_TEST=YES	
E86	CLKLVDS_U_N	53 56	FUNC_TEST=YES	
E11	LVDS_L0_P	53 56	FUNC_TEST=YES	
E12	LVDS_L0_N	53 56	FUNC_TEST=YES	Place within 25 mm
E13	LVDS_L1_P	53 56	FUNC_TEST=YES	of LVDS connector.
E14	LVDS_L1_N	53 56	FUNC_TEST=YES	
E16	LVDS_L2_P	53 56	FUNC_TEST=YES	
E15	LVDS_L2_N	53 56	FUNC_TEST=YES	
E17	CLKLVDS_L_P	53 56	FUNC_TEST=YES	
E18	CLKLVDS_L_N	53 56	FUNC_TEST=YES	
E19	LVDS_DDC_CLK	51 56	FUNC_TEST=YES	
E20	LVDS_DDC_DATA	51 56	FUNC_TEST=YES	
E21	=PP3V3_DDC_LCD	10 56	FUNC_TEST=YES	
E63	PP3V3_LCD_CONN	56	FUNC_TEST=YES	

INVERTER

E22	PPBUS_INVERTER	56	FUNC_TEST=YES	
E23	PP5V_INV_SW	56	FUNC_TEST=YES	Place within 25 mm
E25	BRIGHT_PWM	56	FUNC_TEST=YES	of inverter connector.
E24	GND_INVERTER	56	FUNC_TEST=YES	

UATA

E96	=PP5V_RUN_ODD	10 64	FUNC_TEST=YES	
E117	=PP5V_RUN_HDD	10 64	FUNC_TEST=YES	
E118	PP3V3R5V_RUN_HDD_LOGIC	64	FUNC_TEST=YES	
E32	UATA_DD<15..0>	6 63 64	FUNC_TEST=YES	
E33	UATA_DMARQ	63 64	FUNC_TEST=YES	
E35	UATA_DSTROBE	63 64	FUNC_TEST=YES	
E34	UATA_DMACK_L	63 64	FUNC_TEST=YES	Place within 50 mm
E36	UATA_DA<2..0>	6 63 64	FUNC_TEST=YES	of ODD/HDD connector.
E38	UATA_CS0_L	6 63 64	FUNC_TEST=YES	
E37	UATA_CS1_L	63 64	FUNC_TEST=YES	
E40	UATA_RESET_L	63 64	FUNC_TEST=YES	
E39	UATA_HSTROBE	63 64	FUNC_TEST=YES	
E41	UATA_STOP	63 64	FUNC_TEST=YES	
E42	UATA_INTRQ	63 64	FUNC_TEST=YES	

AUDIO

E75	PP5V_PWRON_AUDIO_PVDD	74	FUNC_TEST=YES	
E60	PP5V_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
E59	PP3V3_PWRON_AUDIO_AVDD	74	FUNC_TEST=YES	
E61	=PP3V3_RUN_AUDIO	10 74	FUNC_TEST=YES	
E44	=I2C_AUDIO_SCL	8 74	FUNC_TEST=YES	
E46	=I2C_AUDIO_SDA	8 74	FUNC_TEST=YES	
E48	I2S0_MCLK	6 74	FUNC_TEST=YES	
E47	I2S0_BITCLK	6 74	FUNC_TEST=YES	
E50	I2S0_SYNC	6 74	FUNC_TEST=YES	
E49	I2S0_SB_TO_DEV_DTO	6 74	FUNC_TEST=YES	
E51	I2S0_DEV_TO_SB_DTI	22 74	FUNC_TEST=YES	
E53	AUDIO_LO_MUTE_L	22 74	FUNC_TEST=YES	Place within 25 mm
E52	AUDIO_SPKR_MUTE_L	22 74	FUNC_TEST=YES	of audio connector.
E56	AUDIO_CODEC_RESET_L	22 74	FUNC_TEST=YES	
E55	AUDIO_SPDIFRX_RESET_L	22 74	FUNC_TEST=YES	
E57	AUDIO_LO_DET_L	22 74	FUNC_TEST=YES	
E58	AUDIO_LI_DET_L	22 74	FUNC_TEST=YES	
E107	AUDIO_LO_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
E106	AUDIO_LI_OPTICAL_PLUG_L	22 74	FUNC_TEST=YES	
E105	AUDIO_I2S_DTIB_SEL	22 74	FUNC_TEST=YES	
E119	AUDIO_EXT_MCLK_SEL	22 74	FUNC_TEST=YES	
E113	AUDIO_GPIO_11	22 74	FUNC_TEST=YES	
E112	GND_AUDIO_AGND	74	FUNC_TEST=YES	
E111	GND_AUDIO_PGND	74	FUNC_TEST=YES	

SYSTEM

E76	PP5V_TPAD_F	30	FUNC_TEST=YES	
E77	USB_TPAD_P	11 30	FUNC_TEST=YES	
E78	USB_TPAD_N	11 30	FUNC_TEST=YES	
E88	PP3V3_PWRON_DS1775_R	30	FUNC_TEST=YES	
E89	SYS_OVERTEMP_L	11 25 30	FUNC_TEST=YES	
E43	PP3V3_ALL_HALL_EFFECT_R	30	FUNC_TEST=YES	
E45	SYS_LID_OPEN_F	30	FUNC_TEST=YES	
E30	SYS_POWER_BUTTON_L_F	30	FUNC_TEST=YES	Place within 25 mm
E29	=FTP_SLEEP_LED	74	FUNC_TEST=YES	of TPAD connector.
E31	SYS_CHARGE_LED_L	24 31	FUNC_TEST=YES	
E87	SYS_ADAPTER_ANALOG_AC_DET	12 31	FUNC_TEST=YES	
E90	KBDLED_ANODE	28 30	FUNC_TEST=YES	
E91	KBDLED_RETURN	28 30	FUNC_TEST=YES	
E105	=I2C_DS1775_SDA	8 30	FUNC_TEST=YES	
E106	=I2C_DS1775_SCL	8 30	FUNC_TEST=YES	

CPU FAN

E100	=PP5V_FAN1_PWR	10 31	FUNC_TEST=YES	
E98	FAN1_TACH	27 31	FUNC_TEST=YES	Place within 25 mm
E97	FAN1_PWM	27 31	FUNC_TEST=YES	of fan connector.
E119	=FTP_GND	7 10	FUNC_TEST=YES	

GPU FAN

E102	=PP5V_FAN2_PWR	10 31	FUNC_TEST=YES	
E101	FAN2_TACH	27 31	FUNC_TEST=YES	Place within 25 mm
E109	FAN2_PWM	27 31	FUNC_TEST=YES	of fan connector.
E120	=FTP_GND	7 10	FUNC_TEST=YES	

ALS

E70	=PP3V3_PWRON_LEFT_ALS	10 31	FUNC_TEST=YES	
E68	ALS_0_OUT	25 31	FUNC_TEST=YES	Place within 25 mm
E69	ALS_GAIN_BOOST	25 28 31	FUNC_TEST=YES	of ALS connector.

SCCA

E72	SCCA_RXD	22 24	FUNC_TEST=YES	Place within 25 mm
E71	SCCA_TXD_L	22 24	FUNC_TEST=YES	of debug connector.

BACKUP BATT

E73	=PPVIO_BU_BATT	10 31	FUNC_TEST=YES	Place within 25 mm
E74	=PPVOUT_BU_BATT	10 31	FUNC_TEST=YES	of battery connector.

RT USB

E64	=PP5V_PWRON_RIGHT_USB	10 31	FUNC_TEST=YES	
E65	USB2_RIGHT_PORT_P	11 31	FUNC_TEST=YES	Place within 25 mm
E66	USB2_RIGHT_PORT_N	11 31	FUNC_TEST=YES	of right USB connector.

LT USB

E114	=PP5V_PWRON_LEFT_USB	10 31	FUNC_TEST=YES	
E116	USB2_LEFT_PORT_P	11 31	FUNC_TEST=YES	Place within 25 mm
E115	USB2_LEFT_PORT_N	11 31	FUNC_TEST=YES	of left USB connector.

Functional Test Points

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6839 | REV. E

SCALE NONE | SHT 7 OF 115

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
	I2C	I2C		I2C_PMU_SMB_SCL
	I2C	I2C		I2C_PMU_SMB_SDA
	I2C	I2C		I2C_PMU_SCL
	I2C	I2C		I2C_PMU_SDA
I2C_NB	I2C	I2C		I2C_I2_NB_SCL
I2C_NB	I2C	I2C		I2C_I2_NB_SDA
	I2C	I2C		I2C_I2_SB_SCL
	I2C	I2C		I2C_I2_SB_SDA
	I2C	I2C		I2C_GPU_TMDS_SCL
	I2C	I2C		I2C_GPU_TMDS_SDA

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- GOV_I2C / GOV_I2C_BYPASS
  Allows bypassing Governator I2C bus. Most devices are connected directly to PMU unstead. One ADT7467 connects to NB I2C bus 1 to resolve address conflict.
- MMM_PWR_ALL / MMM_PWR_PWRON
  Selects whether MMM MCU is powered all the time or only when the system is on. ALL moves the MCU to the PMU I2C bus so it can be monitored by in shutdown. NOTE: Neither option is necessary when MMM_MCU_PMU BOM option is selected.

SouthBridge I2C Bus



PMU I2C Bus



PMU SMBus



GPU I2C Bus



NorthBridge I2C Bus



I2C Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 8 OF 115	







Nets not requiring TPs due to JTAG





JTAG Connections

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE SHT 9 OF 115

I2S0 Series Rs

RP1150 33 5% SM-LF

=RP1150P1 1 — 8 =RP1150P8
=RP1150P2 2 — 7 =RP1150P7
=RP1150P3 3 — 6 =RP1150P6
=RP1150P4 4 — 5 =RP1150P5

1/16W

One resistor for each of:
- I2S0_SB_TO_DEV_DTO(_R)
- I2S0_MCLK(_R)
- I2S0_BITCLK(_R)
- I2S0_SYNC(_R)

I2S1 Series Rs

RP1151 33 5% SM-LF

=RP1151P1 1 — 8 =RP1151P8
=RP1151P2 2 — 7 =RP1151P7
=RP1151P3 3 — 6 =RP1151P6
=RP1151P4 4 — 5 =RP1151P5

1/16W

One resistor for each of:
- I2S1_SB_TO_DEV_DTO(_R)
- I2S1_MCLK(_R)
- I2S1_BITCLK(_R)
- I2S1_SYNC(_R)

GPU

R1140 22 5% 1/16W MF-LF 402

AGP_CLK66M_GPU_R → AGP_CLK66M_GPU

PCI_RESET_L (MAKE_BASE=TRUE) → =AGP_GPU_RESET_L

AGP_VREF (MAKE_BASE=TRUE, VOLTAGE=0.75V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.15 mm)
- =I2_AGP_VREF
- =AGP_VREF
- =GPU_AGP_VREF

TP_EXTTMDS_RESET_L → SI_TMDS_RESET_L (MAKE_BASE=TRUE) → =SI_TMDS_RESET_L

CPU Clocks

R1110 10 5% 1/16W MF-LF 402

MAXBUS_CLK_CPU0_R → MAXBUS_CLK_CPU0 (MAKE_BASE=TRUE) → =MAXBUS_CPU0_CLK

MAXBUS_TBEN_SYNC

R1111 10 5% 1/16W MF-LF 402

TP_MAXBUS_CLK_CPU1_R → MAXBUS_CLK_CPU1_R (MAKE_BASE=TRUE) → MAXBUS_CLK_TBEN_SYNC (MAKE_BASE=TRUE) → =SYSCLK_TBEN_SYNC

USB Controller Mux

USB2_LEFT_PORT_P	R1160 0	USB2_NEC_LEFT_PORT_P	USB_BT_P	R1170 0	USB1P1_NEC_BT_P
NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB2_LT_PORT	R1161 0	USB2_I2_LEFT_PORT_P	NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB_BT	R1171 0	USB1P1_I2_BT_P
USB2_LEFT_PORT_N	R1162 0	USB2_NEC_LEFT_PORT_N	USB_BT_N	R1172 0	USB1P1_NEC_BT_N
NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB2_LT_PORT	R1163 0	USB2_I2_LEFT_PORT_N	NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB_BT	R1173 0	USB1P1_I2_BT_N
USB2_RIGHT_PORT_P	R1164 0	USB2_NEC_RIGHT_PORT_P	USB_TPAD_P	R1174 0	USB1P1_NEC_TPAD_P
NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB2_RT_PORT	R1165 0	USB2_I2_RIGHT_PORT_P	NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB_TPAD	R1175 0	USB1P1_I2_TPAD_P
USB2_RIGHT_PORT_N	R1166 0	USB2_NEC_RIGHT_PORT_N	USB_TPAD_N	R1176 0	USB1P1_NEC_TPAD_N
NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB2_RT_PORT	R1167 0	USB2_I2_RIGHT_PORT_N	NET_SPACING_TYPE=USB2 NET_PHYSICAL_TYPE=USB2 DIFFERENTIAL_PAIR=USB_TPAD	R1177 0	USB1P1_I2_TPAD_N

5% 1/16W MF-LF 402

PCI

R1120 22 5% 1/16W MF-LF 402

TP_PCI_CLK33M_SLOTA_R → PCI_CLK33M_ZDB_R (MAKE_BASE=TRUE) → PCI_CLK33M_ZDB (MAKE_BASE=TRUE) → =PCI_CLK33M_ZDB_IN

MAXBUS_TBEN_SYNC

R1130 22 5% 1/16W MF-LF 402

TP_PCI_CLK33M_SLOTD_R → PCI_CLK33M_TBEN_SYNC_R (MAKE_BASE=TRUE) → PCI_CLK33M_TBEN_SYNC (MAKE_BASE=TRUE) → =CLK33M_TBEN_SYNC

R1135 22 5% 1/16W MF-LF 402

=PCI_CLK33M_ZDBOUT_R<0> → PCI_CLK33M_AIRPORT_R (MAKE_BASE=TRUE) → PCI_CLK33M_AIRPORT (MAKE_BASE=TRUE) → =PCI_CLK33M_AIRPORT

PCI_SLOTA_REQ_L	PCI_AIRPORT_REQ_L	=PCI_AIRPORT_REQ_L
PCI_SLOTA_GNT_L	PCI_AIRPORT_GNT_L	=PCI_AIRPORT_GNT_L
PCI_SLOTA_INT_L	PCI_AIRPORT_INT_L	=PCI_AIRPORT_INT_L
	PCI_AD<17>	=PCI_AIRPORT_IDSEL
	PCI_RESET_L	=PCI_AIRPORT_RESET_L

R1136 22 5% 1/16W MF-LF 402

=PCI_CLK33M_ZDBOUT_R<1> → PCI_CLK33M_CBUS_R (MAKE_BASE=TRUE) → PCI_CLK33M_CBUS (MAKE_BASE=TRUE) → =PCI_CLK33M_CBUS

PCI_SLOTD_REQ_L	PCI_CBUS_REQ_L	=PCI_CBUS_REQ_L
PCI_SLOTD_GNT_L	PCI_CBUS_GNT_L	=PCI_CBUS_GNT_L
PCI_SLOTD_INT_L	PCI_CBUS_INT_L	=PCI_CBUS_INT_L
	PCI_AD<20>	=PCI_CBUS_IDSEL
	PCI_RESET_L	=PCI_CBUS_RESET_L

R1137 22 5% 1/16W MF-LF 402

=PCI_CLK33M_ZDBOUT_R<2> → PCI_CLK33M_USB2_R (MAKE_BASE=TRUE) → PCI_CLK33M_USB2 (MAKE_BASE=TRUE) → =PCI_CLK33M_USB2

PCI_SLOTE_REQ_L	PCI_USB2_REQ_L	=PCI_USB2_REQ_L
PCI_SLOTE_GNT_L	PCI_USB2_GNT_L	=PCI_USB2_GNT_L
PCI_SLOTE_INT_L	PCI_USB2_INT_L	=PCI_USB2_INT_L
	PCI_AD<21>	=PCI_USB2_IDSEL
	PCI_RESET_L	=PCI_USB2_RESET_L

=PCI_CLK33M_ZDBOUT_R<3> → TP_PCI_CLK33M_ZDBOUT3 (MAKE_BASE=TRUE)

USB Port Assignments

USB2_I2_LEFT_PORT_P (MAKE_BASE=TRUE)	USB2_I2_P<0>
USB2_I2_LEFT_PORT_N (MAKE_BASE=TRUE)	USB2_I2_N<0>
USB2_I2_RIGHT_PORT_P (MAKE_BASE=TRUE)	USB2_I2_P<2>
USB2_I2_RIGHT_PORT_N (MAKE_BASE=TRUE)	USB2_I2_N<2>
USB_I2_BT_P (MAKE_BASE=TRUE)	USB2_I2_P<4>
USB_I2_BT_N (MAKE_BASE=TRUE)	USB2_I2_N<4>
USB_I2_TPAD_P (MAKE_BASE=TRUE)	USB2_I2_P<5>
USB_I2_TPAD_N (MAKE_BASE=TRUE)	USB2_I2_N<5>

USB2_NEC_LEFT_PORT_P (MAKE_BASE=TRUE)	USB2_NEC_P<0>
USB2_NEC_LEFT_PORT_N (MAKE_BASE=TRUE)	USB2_NEC_N<0>
USB2_NEC_RIGHT_PORT_P (MAKE_BASE=TRUE)	USB2_NEC_P<1>
USB2_NEC_RIGHT_PORT_N (MAKE_BASE=TRUE)	USB2_NEC_N<1>
USB_NEC_BT_P (MAKE_BASE=TRUE)	USB2_NEC_P<2>
USB_NEC_BT_N (MAKE_BASE=TRUE)	USB2_NEC_N<2>
USB_NEC_TPAD_P (MAKE_BASE=TRUE)	USB2_NEC_P<3>
USB_NEC_TPAD_N (MAKE_BASE=TRUE)	USB2_NEC_N<3>

PMU Connections

SYS_OVERTEMP_L (MAKE_BASE=TRUE)	=ADT7467_THERM_L
PMU_CHARGE_V (MAKE_BASE=TRUE)	TP_PMU_P7_5
PMU_CPU_HRESET_L (MAKE_BASE=TRUE)	=CPU_HRESET_L
SYS_PMU_ANALOG_AC_DET (MAKE_BASE=TRUE)	TP_PMU_AN_P10_6
GOV_RESET_L	TP_GOV_RESET_L (MAKE_BASE=TRUE)
PMU_CPU_CLK_EN (MAKE_BASE=TRUE)	=I2_STOPCPU_L
PMU_SYS_CLK_EN (MAKE_BASE=TRUE)	=I2_STOPXTAL_L
TP_PMU_P3_0 (MAKE_BASE=TRUE)	
TP_PMU_P3_1 (MAKE_BASE=TRUE)	
TP_PMU_P3_2 (MAKE_BASE=TRUE)	
TP_PMU_P3_3 (MAKE_BASE=TRUE)	

SYS_PWRSEQ_TPAD_L (MAKE_BASE=TRUE)	TP_PMU_AN_P0_0
SYS_PWRSEQ_1 (MAKE_BASE=TRUE)	TP_PMU_AN_P0_1
SYS_PWRSEQ_2 (MAKE_BASE=TRUE)	TP_PMU_AN_P0_2
SYS_PWRSEQ_3_L (MAKE_BASE=TRUE)	TP_PMU_AN_P0_3
SYS_PWRSEQ_4 (MAKE_BASE=TRUE)	TP_PMU_AN_P0_4
SYS_PWRSEQ_5 (MAKE_BASE=TRUE)	TP_PMU_AN_P0_5
SYS_PWRSEQ_6_L (MAKE_BASE=TRUE)	TP_PMU_P7_4
SYS_PWRSEQ_FINAL (MAKE_BASE=TRUE)	TP_PMU_AN_P10_5

Vesta Ethernet

R1185 100K 5% 1/16W MF-LF 402

ENET_TX_EN_R	ENET_TX_EN (MAKE_BASE=TRUE)	=ENET_TX_EN
ENET_TX_ER_R	ENET_TX_ER (MAKE_BASE=TRUE)	=ENET_TX_ER
ENET_TXD_R<7..0>	ENET_TXD<7..0> (MAKE_BASE=TRUE)	=ENET_TXD<7..0>
ENET_RESET_L	ENET_RXD<7..0> (MAKE_BASE=TRUE)	=ENET_RXD_R<7..0>
	ENET_RX_DV (MAKE_BASE=TRUE)	=ENET_RX_DV_R
	ENET_RX_ER (MAKE_BASE=TRUE)	=ENET_RX_ER_R
	ENET_COL (MAKE_BASE=TRUE)	=ENET_COL_R
	ENET_CRS (MAKE_BASE=TRUE)	=ENET_CRS_R
	ENET_CLK125M_GBE_REF (MAKE_BASE=TRUE)	=VESTA_CLK125M_GBE_REF
	ENET_CLK125M_RX (MAKE_BASE=TRUE)	=VESTA_CLK125M_RX
	ENET_CLK25M_TX (MAKE_BASE=TRUE)	=VESTA_CLK25M_TX
	ENET_MDC (MAKE_BASE=TRUE)	=VESTA_MDC
	ENET_MDIO (MAKE_BASE=TRUE)	=VESTA_MDIO
	TP_ENET_ENERGYDET (MAKE_BASE=TRUE)	=VESTA_ENERGYDET

MISC

PCI_RESET_L (MAKE_BASE=TRUE)	=ROM_PWD_L	
TP_MAXBUS_CPU1_QACK_L	NC_MAXBUS_CPU1_QACK_L (MAKE_BASE=TRUE, NO_TEST=YES)	
I2_GPIO_EXT_02	CPU0_VID_AB_SEL (MAKE_BASE=TRUE)	=CPU0_VID_AB_SEL
=SPI_I2_REQ	CPU0_MAX1717_AB_SEL (MAKE_BASE=TRUE)	=CPU0_MAX1717_AB_SEL
=SLEEP_LED_IOUT	SLEEP_LED_IOUT (MAKE_BASE=TRUE, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm)	=SLEEP_LED_CONN

Signal Synonyms

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE NONE SHT 11 OF 115

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
P3V7	THERM	THERM	BATTERY_ISNS	PPVBATT_ISNS_VINP 12
P3V0	THERM	THERM	BATTERY_ISNS	PPVBATT_ISNS_VINN 12

ADAPTER INPUT/INRUSH LIMITER



SYS_AC_DET indicates adapter presence. SYS_ACIN is code-controlled signal to enable use of AC in system. Q1208 ensures SYS_ACIN goes low as soon as SYS_AC_DET goes low. Therefore, hardware immediately disables the AC upon removal but only software can enable AC after detection by the PMU.

A29 ADAPTER DETECTION



ADAPTER IDs		
ADAPTER	ID RANGE	PIN VOLTAGE
Q11 (65W)	1.65-2.31V	2.007-2.066V
A29 (45W)	2.31-2.97V	2.558-2.661V
AIRLINE	0.33-0.99V	0.589-0.663V

BATTERY INPUT/CURRENT SENSE



Power Inputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 12 OF 115	

BACKFEED PROTECTION

PP24V_ADAPTER_SW

Q1360 IRF7416BF SOI

PP24V_ADAPTER_ILIM_P
VOLTAGE=24V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

R1360 47K 5% 1/16W MF-LF 402

BKFD_PROT_GATE

C1361 0.01UF 20% 50V CERM 603

R1361 68K 5% 1/16W MF-LF 402

BKFD_PROT_EN_L

SYS_ACIN

Q1392 2N7002DW-X-F SOT-363

PLACE U1370 NEXT TO R1300

C1370 0.01uF 20% 50V CERM 603

U1370 MAX4172 TSSOP-LF
RS+ RS- PG OUT GND NC1 NC2

=PP14VR24V_ALL_PBUS_A

C1371 0.1UF 10% 50V X7R 603-1

Place close to RS-

R1370 2.21k 0.1% 1/16W MF-LF 603

MAX4172_OUT

+PBUS CURRENT LIMIT

R1386 1K 1% 1/16W MF-LF 402

IAC_RC_COMP

C1386 0.1uF 20% 10V CERM 402

=PP3V3_ALL_PBUS_ILIM

C1380 0.1uF 20% 10V CERM 402

R1380 42.2K 0.1% 1/16W MF-LF 603

IAC_FB

R1385 10K 1% 1/16W MF-LF 402

U1380 LMC7111 SOT23-5-LF

DP1390 BAS16TW-X-F SOT-363

LTC1625_ITH

R1387 150 1% 1/16W MF-LF 402

1625_COMP

ADAPTER_I_REG

PLACE R383 CLOSE TO LTC1625
ROUTE LTC1625_ITH CAREFULLY

CURRENT_THRESHOLD

R1381 42.2K 0.1% 1/16W MF-LF 603

R1382 82.5K 0.1% 1/16W MF-LF 603

R1383 51.1K 0.1% 1/16W MF-LF 603

A29_CURRENT_ADJ

R1384 100K 5% 1/16W MF-LF 402

OVER_18V_ADJ

AC_GTR_18V

Q1330 2N7002DW-X-F SOT-363

Q1384 2N7002DW-X-F SOT-363

A29_DETECT

1772_ACOK_L

C1384 1uF 20% 10V CERM 603

BATTERY SWITCH-OVER CIRCUIT

=PPVBATT_BATT

F1390 5AMP-125V SM-LF

F1395 5AMP-125V SM-LF

=PPVBATT_BATT_PBUSA

=PPVBATT_BATT_PBUSB

PPVBATT_BATT_PBUSA_FUSE
VOLTAGE=14V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

CRITICAL Q1390 IRF7416BF SOI

CRITICAL Q1395 SUD45P03 TO-252-LF

R1390 47K 5% 1/16W MF-LF 402

R1395 47K 5% 1/16W MF-LF 402

BATT_24V_GATE

BATT_14V_GATE

R1391 10K 5% 1/16W MF-LF 402

R1396 10K 5% 1/16W MF-LF 402

DP1390 BAS16TW-X-F SOT-363

SYS_ACIN_L

DP1390 BAS16TW-X-F SOT-363

R1392 158K 1% 1/16W MF-LF 402

BATT_24PBUS_EN

BATT_14PBUS_EN

Q1392 2N7002DW-X-F SOT-363

SYS_ACIN_L_RC

C1392 10uF 20% 6.3V X5R 603

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON
RC TIME IS 480K*10UF @ +3V_PMU

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0343	1	RES,20K,1%,1/16W,MF-LF,402	R1345	Q16C_PARTS
114S0382	1	RES,48.7K,1%,1/16W,MF-LF,402	R1345	Q41C_PARTS

SWITCHER VOLTAGE CONTROL

PMU SELECTS BETWEEN TWO VOLTAGES

=PP3V3_ALL_BATT_CHGR

R1341 27.4K 1% 1/16W MF-LF 402

R1344 10K 1% 1/16W MF-LF 402

R1346 10K 1% 1/16W MF-LF 402

R1342 4.12K 1% 1/16W MF-LF 402

R1345 20.0K 1% 1/16W MF-LF 402 OMIT

BATTV_HIGH

R1340 100K 5% 1/16W MF-LF 402

Q1340 2N7002DW-X-F SOT-363

R1343 5.23K 1% 1/16W MF-LF 402

BATTV_LOW

Q1340 2N7002DW-X-F SOT-363

PMU_CHARGE_V

=PP3V3_ALL_BATT_CHGR

R1347 100K 5% 1/16W MF-LF 402

Q1347 2N7002DW-X-F SOT-363

CHARGE_DISABLE

Q1347 2N7002DW-X-F SOT-363

PMU_BATT0_CHARGE

$V_{BATT} = CELLS \times (4.096 + (4.096 * V_{VCTL} / V_{REFIN}))$

For 4.15V cells, VCTL = 0.123 REFIN

For 4.20V cells, VCTL = 0.245 REFIN

$I_{CHG} = (0.2048/R_{\_62}) * (V_{ICTL} / V_{REFIN})$

SWITCHER CURRENT CONTROL

CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V

CHARGE THROTTLED BY LOW BATTERY VOLTAGE

OD OUTPUT LOW - WHEN AC GREATER THAN 18V

R1348 1K 1% 1/16W MF-LF 402

R1323 1K 1% 1/16W MF-LF 402

BATT_LOW_L

Q1348 2N7002DW-X-F SOT-363

Q1348 2N7002DW-X-F SOT-363

R1325 1K 1% 1/16W MF-LF 402

C1325 0.01uF 20% 16V CERM 402

C1326 0.01uF 20% 16V CERM 402

1772_CCV_RC

1772_REF

R1324 1K 1% 1/16W MF-LF 402

C1324 0.1uF 20% 10V CERM 402

C1327 1uF 20% 10V CERM 603

R1328 10K 1% 1/16W MF-LF 402

R1329 4.12K 1% 1/16W MF-LF 402

1772_CLS

VOLTAGE=0V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

1772_GND

=PP3V3_ALL_BATT_CHGR

C1350 0.1uF 20% 10V CERM 402

U1350 LMC7211 SM-LF

BATT_LOW

R1353 100K 1% 1/16W MF-LF 402

R1354 100K 1% 1/16W MF-LF 402

R1351 499K 1% 1/16W MF-LF 402

BATT_DIV

1V65_REF

R1352 100K 1% 1/16W MF-LF 402

C1352 0.047uF 10% 16V CERM 402

A29_DETECT

R1330 6.34K 1% 1/16W MF-LF 402

A29_CLS_ADJ

Q1330 2N7002DW-X-F SOT-363

PP24V_ADAPTER_SW

R1321 100K 1% 1/16W MF-LF 402

D1303 MMBD914XXG SOT23

R1322 12.7K 1% 1/16W MF-LF 402

C1301 1uF 20% 50V CERM 1210

R1301 4.7 5% 1/16W MF-LF 402

R1302 4.7 5% 1/16W MF-LF 402

R1300 0.025 1% 1W MF 2512-1 CRITICAL

1772_CSSP

1772_CSSN

C1301 0.47UF 10% 50V CERM 1206

C1302 0.47UF 10% 50V CERM 1206

CSSP CSSN

U1300 MAX1772 QSOP-LF

1772_DCIN	DCIN	CELLS	1772_CELLS
1772_ACIN	ACIN	LDO	1772_LDO
1772_ACOK_L	ACOK	DLOV	1772_DLOV
(+3V_PMU)	RFIN	BST	1772_BST
1772_VCTL	VCTL	DHI	1772_DHI
1772_ICTL	ICTL	LX	1772_LX
1772_ICHG	ICHG	DLO	1772_DLO
1772_IINP	IINP	PGND	(GND)
1772_CCV	CCV	CSIP	1772_CSIP
1772_CCI	CCI	CSIN	1772_CSIN
1772_CCS	CCS	BATT	

R1319 33 5% 1/4W MF-LF 1206

1772_LDO

D1319 MMBD914XXG SOT23

1772_BST_ESR

R1317 100K 5% 1/16W MF-LF 402

C1319 0.1uF 20% 25V CERM 603

R1320 4.7 5% 1/10W MF-LF 603

C1320 0.1uF 20% 50V CERM 805

C1317 1uF 20% 10V CERM 603

C1322 0.1uF 20% 25V CERM 603

C1323 0.1uF 20% 25V CERM 603

R1318 100K 1% 1/16W MF-LF 402

XW1300 SM

=PPVIN_ALL_BATT_CHGR

CRITICAL Q1300 RLA130N03 SO8

C1312 2.2UF 10% 50V X7R 1206

C1313 2.2UF 10% 50V X7R 1206

C1314 2.2UF 10% 50V X7R 1206

C1315 2.2UF 10% 50V X7R 1206

C1316 2.2UF 10% 50V X7R 1206

CRITICAL L1300 10uH SM1-LF

PPVOUT_BATT_CHRG_R
VOLTAGE=14V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

R1303 0.05 1% 1W MF-LF 2512

PPVBATT_BATT_PBUSA_FUSE
MAKE_BASE=TRUE

=PPVPOUT_BATT_CHRG

D1300 SMB MBRS140XXG

Q1301 IRF7811W SO-8-LF

NO STUFF

C1321 0.0022UF 10% 50V CERM 402

R1304 1 5% 1/10W MF-LF 603

R1305 1 5% 1/10W MF-LF 603

C1305 4.7uF 20% 25V CERM 1206

C1306 4.7uF 20% 25V CERM 1206

C1307 4.7uF 20% 25V CERM 1206

C1308 4.7uF 20% 25V CERM 1206

C1309 4.7uF 20% 25V CERM 1206

C1310 4.7uF 20% 25V CERM 1206

CRITICAL C1311 33uF 20% 20V ELEC SM1-LF

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0084	126S0079		C1311	Primary is 260C/Alt is 250C part

Battery Charger

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6839 | REV. E

SCALE NONE | SHT 13 OF 115

12.8V PBUS SUPPLY



PMU SUPPLY



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0465	1	RES,MF-LF,1/16W,357K OHM,1%,0402,SMD	R1451	?	SUPERCAP

12.8V PBUS/PMU Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 14 OF 115	

3.3V/5V SWITCHER









5V/3.3V Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 15 OF 115	

1.5V/1.8V SWITCHER







1.8V/1.5V Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 16 OF 115	

2.5V SWITCHER





2.5V Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 17 OF 115	

Page Notes

Power aliases required by this page:
- =PPBUS_FW (system supply for bus power)
- =PPBU_RUN_FW (backup PHY power)
- =PP3V3_RUN_FWPORTPWRSW

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- VESTA1V2_BURST / VESTA1V2_PULSE
  Controls operating mode of Vesta 1.2V regulator. If both options are off the regulator will be in continuous mode.

3.3V Regulator



2.5V LDO



Port Power Switch



1.2V Regulator





Vesta Power & Misc		
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE COMPUTER INC.	SIZE D / DRAWING NUMBER 051-6839 / REV. E	
	SCALE NONE	SHT 19 OF 115

Page Notes

Power aliases required by this page:
- =PPVCORE_PWRON_I2
- =PP1V5_PWRON_I2_PLL
- =PP3V3_PWRON_I2_IO1
- =PP3V3_PWRON_I2_IO2
- =PP3V3_PWRON_I2_AGPPCI
- =PP3V3_PWRON_I2_MAXBUS

NOTE: The four 3.3V rails are meant to be aliased together. They are called out separately for test purposes.

NOTE: When these four rails are not aliased together, make sure there is at least one 10uF cap per rail.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

VCore Bypassing

(25 Balls on I2)

4 X 10uF (0603)
25 X 1uF (0402)

=PPVCORE_PWRON_I2

C2146 10UF 20% 6.3V X5R 603
C2147 10UF 20% 6.3V X5R 603
C2148 10UF 20% 6.3V X5R 603
C2149 10UF 20% 6.3V X5R 603
C2120 C2121 C2122 C2123 C2124 C2125 C2126 C2127 C2128 C2129 C2130 C2131 C2132
C2133 C2134 C2135 C2136 C2137 C2138 C2139 C2140 C2141 C2142 C2143 C2144
1uF 10% 6.3V CERM 402

VDD15_0 VDD15_1 VDD15_2 VDD15_3 VDD15_4 VDD15_5 VDD15_6 VDD15_7 VDD15_8 VDD15_9 VDD15_10 VDD15_11 VDD15_12 VDD15_13 VDD15_14 VDD15_15 VDD15_16 VDD15_17 VDD15_18 VDD15_19 VDD15_20 VDD15_21 VDD15_22 VDD15_23 VDD15_24

3.3V I/O DECOUPLING

(48 Balls on I2)

1 X 10uF (0603)
48 X 1uF (0402)

=PP3V3_PWRON_I2_IO1
=PP3V3_PWRON_I2_IO2
=PP3V3_PWRON_I2_MAXBUS
=PP3V3_PWRON_I2_AGPPCI

C2150 C2151 C2152 C2153 C2154 C2155
C2156 C2157 C2158 C2159 C2160 C2161
C2162 C2163
C2164 C2165 C2166 C2167 C2168 C2169
C2170 C2171 C2172 C2173 C2174 C2175
C2176 C2177 C2178 C2179
C2180 C2181 C2182 C2183 C2184 C2185
C2186 C2187 C2188 C2189 C2190 C2191
C2192 C2193 C2194 C2195 C2196 C2197
1uF 10% 6.3V CERM 402

C2199 10UF 20% 6.3V X5R 603

OMIT
U2100
I2
BGA
3.3V I/O POWER
(2 of 14)

VDD33_AGP
VDD33_0 AH17
VDD33_1 E3
VDD33_2 F5
VDD33_3 H3
VDD33_4 H6
VDD33_5 J8
VDD33_6 L10
VDD33_7 L3
VDD33_8 L6
VDD33_9 N13
VDD33_10 P12
VDD33_11 P3
VDD33_12 P6
VDD33_13 R14
VDD33_14 T13

For USB, FireWire, I2S and some GPIOs
VDD33_IO_1 (14)

VDD33_15 AB13
VDD33_16 AC15
VDD33_17 AC3
VDD33_18 AC6
VDD33_19 AF11
VDD33_20 AF3
VDD33_21 AF6
VDD33_22 AF9
VDD33_23 AJ3
VDD33_24 AJ6
VDD33_25 AM3
VDD33_26 Y13

For GPIOs, Pwr Mgt
VDD33_IO_2 (12)

VDD33_ MAXBUS
VDD33_27 M16
VDD33_28 M18
VDD33_29 M22

VDD33_30 AC21
VDD33_31 AD20
VDD33_32 AD22
VDD33_33 AH20
VDD33_34 AH23
VDD33_35 AH24
VDD33_36 AH26
VDD33_37 AH27
VDD33_38 AL23
VDD33_39 AL24
VDD33_40 AL26
VDD33_41 AL27
VDD33_42 AL29
VDD33_43 AL30
VDD33_44 AP23
VDD33_45 AP26
VDD33_46 AP29
VDD33_47 AP32

VDD33_PCI (18)

=PP1V5_PWRON_I2_PLL

R2101 R2102 R2103 R2104 R2105 R2106 R2107 R2109
4.7 5% 1/16W MF-LF 402

C2101 C2102 C2103 C2104 C2105 C2106 C2107 C2109
1uF 10% 6.3V CERM 402

PP1V5_PWRON_I2_PLL1AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL2AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL3AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL4AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL5AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL6AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL7AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm
PP1V5_PWRON_I2_PLL9AVDD VOLTAGE=1.5V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.2 mm

OMIT
U2100
I2
BGA
PLL POWER
(3 of 14)

PLL1_AVDD AA20
PLL1 32/48 MHZ
PLL1_VSSA Y20

PLL2_AVDD AA19
PLL2 45.16 MHZ
PLL2_VSSA Y19

PLL3_AVDD AK19
PLL3 49.15 MHZ
PLL3_VSSA AJ19

PLL4_AVDD H9
PLL4 SYSCLK PCI(SS) AGP(SS)
PLL4_VSSA H10

PLL5_AVDD AD9
PLL5 INT REF PCI AGP ATA
PLL5_VSSA AE9

PLL6_AVDD M24
PLL6 SYS TRACK
PLL6_VSSA N24

PLL7_AVDD AH22
PLL7 PCI TRACK
PLL7_VSSA AH21

PLL9_AVDD AK10
PLL9 AGP TRACK
PLL9_VSSA AL10

OMIT
U2100
I2
BGA
CORE POWER & GND
(1 of 14)

VSS_0 VSS_1 VSS_2 VSS_3 VSS_4 VSS_5 VSS_6 VSS_7 VSS_8 VSS_9 VSS_10 VSS_11 VSS_12 VSS_13 VSS_14 VSS_15 VSS_16 VSS_17 VSS_18 VSS_19 VSS_20 VSS_21 VSS_22 VSS_23 VSS_24 VSS_25 VSS_26 VSS_27 VSS_28 VSS_29 VSS_30 VSS_31 VSS_32 VSS_33 VSS_34 VSS_35 VSS_36 VSS_37 VSS_38 VSS_39 VSS_40 VSS_41 VSS_42 VSS_43 VSS_44 VSS_45 VSS_46 VSS_47 VSS_48 VSS_49
VSS_50 VSS_51 VSS_52 VSS_53 VSS_54 VSS_55 VSS_56 VSS_57 VSS_58 VSS_59 VSS_60 VSS_61 VSS_62 VSS_63 VSS_64 VSS_65 VSS_66 VSS_67 VSS_68 VSS_69 VSS_70 VSS_71 VSS_72 VSS_73 VSS_74 VSS_75 VSS_76 VSS_77 VSS_78 VSS_79 VSS_80 VSS_81 VSS_82 VSS_83 VSS_84 VSS_85 VSS_86 VSS_87 VSS_88 VSS_89 VSS_90 VSS_91 VSS_92 VSS_93 VSS_94 VSS_95 VSS_96 VSS_97 VSS_98 VSS_99
VSS_100 VSS_101 VSS_102 VSS_103 VSS_104 VSS_105 VSS_106 VSS_107 VSS_108 VSS_109 VSS_110 VSS_111 VSS_112 VSS_113 VSS_114 VSS_115 VSS_116 VSS_117 VSS_118 VSS_119 VSS_120 VSS_121 VSS_122 VSS_123 VSS_124 VSS_125 VSS_126 VSS_127 VSS_128 VSS_129 VSS_130 VSS_131 VSS_132 VSS_133 VSS_134 VSS_135 VSS_136 VSS_137 VSS_138 VSS_139 VSS_140 VSS_141 VSS_142 VSS_143 VSS_144 VSS_145 VSS_146 VSS_147 VSS_148 VSS_149
VSS_150 VSS_151 VSS_152 VSS_153 VSS_154 VSS_155 VSS_156 VSS_157 VSS_158 VSS_159 VSS_160 VSS_161 VSS_162 VSS_163 VSS_164 VSS_165 VSS_166 VSS_167 VSS_168 VSS_169 VSS_170 VSS_171 VSS_172 VSS_173 VSS_174 VSS_175 VSS_176 VSS_177 VSS_178 VSS_179 VSS_180 VSS_181 VSS_182 VSS_183 VSS_184 VSS_185 VSS_186 VSS_187 VSS_188 VSS_189 VSS_190 VSS_191 VSS_192 VSS_193 VSS_194 VSS_195 VSS_196 VSS_197 VSS_198 VSS_199

I2 Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 21 OF 115	

Page Notes

Power aliases required by this page:
- =PP2V7R5V5_PWRON_I2VCORE
- =PPVCORE_PWRON_I2_REG
- =PPVIN_PWRON_I2PLLVDD
- =PP1V5_PWRON_I2PLLVDD_LDO

Signal aliases required by this page:
- =I2VCORE_PGOOD

BOM options provided by this page:
- I2VCORE_CONT / I2VCORE_BURST
  Selects between forced continuous and burst mode for LTC3412 regulator.
- I2VCORE_xVx
  Selects appropriate resistor for the indicated LTC3412 output voltage.

I2 VCore Regulator



Vout = 0.8V * (1 + (Ra / (Rb1 + Rb2)))

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0437	1	RES,185K,1%,MF-LF,0402	R2210		I2VCORE_1V6
114S0442	1	RES,210K,1%,MF-LF,0402	R2210		I2VCORE_1V7
114S0446	1	RES,232K,1%,MF-LF,0402	R2210		I2VCORE_1V8

I2 PLL LDO



I2 Power Supplies

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE SHT 22 OF 115

	NET_TYPE		
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
	I2_FBCLK	I2_FBCLK	I2_MAXBUS_FBCLK_IN 21
	I2_FBCLK	I2_FBCLK	I2_MAXBUS_FBCLK_MATCHED 21
	I2_FBCLK	I2_FBCLK	I2_AGP_FBCLK_IN 21
	I2_FBCLK	I2_FBCLK	I2_AGP_FBCLK_MATCHED 21
J105	I2_FBCLK	I2_FBCLK	I2_PCI_FBCLK_IN 21
J106	I2_FBCLK	I2_FBCLK	I2_PCI_FBCLK_MATCHED 21
J119	CLOCK	CLOCK	=CLK33M_TBEN_SYNC 11 21
J120	CLOCK	CLOCK	=SYSCLK_TBEN_SYNC 11 21

MaxBus Feedback Clock Network



AGP Feedback Clock Ladder



PCI Feedback Clock Ladder



I2 Configuration Straps





Signal	Tied	Description
MAXBUS_DATA<62>	HIGH	1394b Support (Beta Mode)
	LOW	1394a Support (Legacy Mode)
MAXBUS_DATA<54>	HIGH	50-Ohm MaxBus Drivers
	LOW	33-Ohm MaxBus Drivers
MAXBUS_DATA<44:41>	See Table Below	

BOM GROUP	Tied	Description	BOM OPTIONS
I2_MAXBUS_133MHZ	0000	133.12MHz CPU / 266.24MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_150MHZ	1000	149.76MHz CPU / 299.52MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_166MHZ	0100	166.40MHz CPU / 332.80MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PU,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_172MHZ	1100	171.95MHz CPU / 342.90MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PU,MAXBUS_D42_PD,MAXBUS_D41_PD
I2_MAXBUS_177MHZ	0010	177.49MHz CPU / 354.98MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_183MHZ	1010	183.04MHz CPU / 366.08MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PD,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_189MHZ	0110	188.59MHz CPU / 377.18MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PU,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_194MHZ	1110	194.13MHz CPU / 388.26MHz DDR	MAXBUS_D44_PU,MAXBUS_D43_PU,MAXBUS_D42_PU,MAXBUS_D41_PD
I2_MAXBUS_200MHZ	0001	199.68MHz CPU / 399.36MHz DDR	MAXBUS_D44_PD,MAXBUS_D43_PD,MAXBUS_D42_PD,MAXBUS_D41_PD

I2 Supplemental

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 23 OF 115	

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
I2S0_DTI	I2S	I2S		I2S0_DEV_TO_SB_DTI
I2S0_DTO	I2S	I2S		I2S0_SB_TO_DEV_DTO_R
I2S0_MCLK	I2S	I2S		I2S0_MCLK_R
I2S0_BITCLK	I2S	I2S		I2S0_BITCLK_R
I2S0_SYNC	I2S	I2S		I2S0_SYNC_R
I2S1_DTI	I2S	I2S		I2S1_DEV_TO_SB_DTI
I2S1_DTO	I2S	I2S		I2S1_SB_TO_DEV_DTO_R
I2S1_MCLK	I2S	I2S		I2S1_MCLK_R
I2S1_BITCLK	I2S	I2S		I2S1_BITCLK_R
I2S1_SYNC	I2S	I2S		I2S1_SYNC_R
I2_XTAL	XTAL	XTAL		I2_CLK18M_XOUT_R
(I2_XTAL)	XTAL	XTAL		I2_CLK18M_XOUT
(I2_XTAL)	XTAL	XTAL		I2_CLK18M_XIN

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_I2_GPIO
- =PP3V3_I2_PCISLOTEGPIOS (PWRON or PCI)
  Should be same as =PP3V3_PCI if slot E is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- I2_REV1_NOT
  Use for I2 revisions > 1.0

Audio Mute Sequencing

Prevents mute glitch from reaching audio circuit



GPIO Pull-ups / Pull-downs







I2 Miscellaneous

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 24 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
T72	CLOCK	CLOCK		=PCI_CLK33M_ZDB_IN 11 23
T73 PCI_ZDBOUT0	CLOCK	CLOCK		=PCI_CLK33M_ZDBOUT_R<0> 11 23
T74 PCI_ZDBOUT1	CLOCK	CLOCK		=PCI_CLK33M_ZDBOUT_R<1> 11 23
T75 PCI_ZDBOUT2	CLOCK	CLOCK		=PCI_CLK33M_ZDBOUT_R<2> 11 23
T76 PCI_ZDBOUT3	CLOCK	CLOCK		=PCI_CLK33M_ZDBOUT_R<3> 11 23

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_I2_GPIO
- =PP3V3_I2_PCISLOTEGPIOS (PWRON or PCI)
  Should be same as =PP3V3_PCI if slot E
  is used, or else =PP3V3_PWRON_I2_GPIO.

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- I2_REV1_NOT
  Use for I2 revisions > 1.0



PCI Clock Buffer

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 25 OF 115	

PMU RESET CIRCUIT



SLEEP LED



CHARGE LED



SERIAL DEBUG INTERFACE



DEBUGGING AIDS

PLACE ON TOP SIDE NEAR FRONT EDGE OF BOARD



LEDs/Reset/Debug

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 26 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PMU_CLK10M_XTAL	XTAL	XTAL	
	XTAL	XTAL	
	XTAL	XTAL	
PMU_CLK32K_XTAL	XTAL	XTAL	
	XTAL	XTAL	
	XTAL	XTAL	

PMU_CLK10M_XIN 25
PMU_CLK10M_XOUT 25
PMU_CLK10M_XOUT_R 25
PMU_CLK32K_XIN 25
PMU_CLK32K_XOUT 25
PMU_CLK32K_XOUT_R 25

Page Notes

Power aliases required by this page:
- =PP3V3_ALL_PMU
- =PP3V3_PWRON_PMU
- =PPVREF_PMU (PMU AVCC or 2.5V reference)

Signal aliases required by this page:
- =I2C_PMU_SCL
- =I2C_PMU_SDA
- =I2C_PMU_SMB_SCL
- =I2C_PMU_SMB_SDA
- =JTAG_BBANGER_TCK
- =JTAG_BBANGER_TDI
- =JTAG_BBANGER_TMS
- =JTAG_BBANGER_TRST_L

NOTE: Boot-banger pins can be aliased to TP_ or NC_ if not implemented.

BOM options provided by this page:
(NONE)

NOTE: TP_PMU_Px_x signals are general-purpose spares. Some pins are reserved for alternate functions. TP_PMU_AN_Px_x signals are general-purpose spares that can also be used as analog inputs.

NOTE: All analog inputs to PMU should have a 100pF capacitor to the PMU AVSS signal (GND_PMU_AVSS). None of those capacitors are provided on this page.

PMU Pull-ups / pull-downs

=PP3V3_ALL_PMU 10 24 25
- R2760 10K 5% 1/16W MF-LF 402 — PMU_POWER_UP_L 25 26
- R2761 10K 5% 1/16W MF-LF 402 — SYS_POWER_BUTTON_L 24 25 30 36 57

=PP3V3_PWRON_PMU 10
- R2765 10K 5% 1/16W MF-LF 402 — SYS_PME_L 22 25 62
- R2766 100K 5% 1/16W MF-LF 402 — SYS_RESET_BUTTON_L 24 25 36
- R2767 10K 5% 1/16W MF-LF 402 — SYS_OVERTEMP_L 7 11 25 30
- R2768 10K 5% 1/16W MF-LF 402 — VIA_REQ_L 22 25
- R2770 100K 5% 1/16W MF-LF 402 — SYS_COLD_RESET_L 25
- R2771 100K 5% 1/16W MF-LF 402 — SYS_WARM_RESET_L 22 25 62
- R2772 100K 5% 1/16W MF-LF 402 — PCI_RESET_L 11 25
- R2773 100K 5% 1/16W MF-LF 402 — NB_SUSPENDREQ_L 22 25
- R2774 100K 5% 1/16W MF-LF 402 — SYS_SLEEP 25

Power Management Unit

25 24 10 =PP3V3_ALL_PMU
- C2702 10UF 20% 6.3V X5R 603
- C2701 0.1uF 20% 10V CERM 402
- C2700 0.1uF 20% 10V CERM 402
- R2705 4.7 5% 1/16W MF-LF 402 — PP3V3_ALL_PMU_AVCC 10 (VOLTAGE=3.3V, MIN_LINE_WIDTH=0.38 mm, MIN_NECK_WIDTH=0.25 mm)
- C2705 1uF 10% 6.3V CERM 402 — GND_PMU_AVSS 25 28 29 31

U2700 M30280F8-LF (QFP-80)

VCC 13, AVCC 78

Spares (Analog capable)

11	TP_PMU_AN_P0_0	67	P0[0] AN00	OMIT	P6[0]	43 — GOV_RESET_L 11
11	TP_PMU_AN_P0_1	66	P0[1] AN01	CLK0	P6[1]	42 — PCI_RESET_L 11 25
11	TP_PMU_AN_P0_2	65	P0[2] AN02	RxD0	P6[2]	41 — SYS_WARM_RESET_L 22 25 62
11	TP_PMU_AN_P0_3	64	P0[3] AN03	TxD0	P6[3]	40 — SYS_COLD_RESET_L 25
11	TP_PMU_AN_P0_4	63	P0[4] AN04	RTS1*/BUSY	P6[4]	31 — PMU_BOOT_BUSY 24
11	TP_PMU_AN_P0_5	62	P0[5] AN05	CLK1	P6[5]	30 — PMU_BOOT_SCLK 24
25	TP_PMU_AN_P0_6	61	P0[6] AN06	RxD1	P6[6]	29 — PMU_BOOT_RXD 24
25	TP_PMU_AN_P0_7	60	P0[7] AN07	TxD1	P6[7]	28 — PMU_BOOT_TXD 24
						PMU_BOOT_RP_L 24
25 22	NB_SUSPENDREQ_L	59	P1[0] AN20	SDA/TxD2/TA0out	P7[0]	27 — TP_PMU_P7_0 25
22	NB_SUSPENDACK_L	58	P1[1] AN21	SCL/RxD2/TA0in	P7[1]	26 — TP_PMU_P7_1 25
11	PMU_CPU_CLK_EN	57	P1[2] AN22	CLK2/TA1out	P7[2]	25 — TP_PMU_P7_2 25
11	PMU_SYS_CLK_EN	56	P1[3] AN23	TA1in	P7[3]	24 — SYS_ACIN 12 13 18
36 25 24	SYS_RESET_BUTTON_L	55	P1[4]	TA2out	P7[4]	23 — TP_PMU_P7_4 11 25
57 36 30 25 24	SYS_POWER_BUTTON_L	54	P1[5] INT3*/ADtrig	TA2in	P7[5]	22 — TP_PMU_P7_5 11 25
30	SYS_LID_OPEN	53	P1[6] INT4*	TA3out	P7[6]	21 — SYS_KBDLED 28
30 22	MODEM_RING2SYS_L	52	P1[7] INT5*	TA3in	P7[7]	20 — SYS_OVERTEMP_L 7 11 25 30
8	=I2C_PMU_SMB_SDA	51	P2[0] ICOC0/SDAmm	TA4out	P8[0]	19 — SYS_LED 24
8	=I2C_PMU_SMB_SCL	50	P2[1] ICOC1/SCLmm	TA4in	P8[1]	18 — PMU_BATT0_CHARGE 13
8	=I2C_PMU_SDA	49	P2[2] ICOC2	INT0*	P8[2]	17 — SYS_BATT0_DET_L 12 24
8	=I2C_PMU_SCL	48	P2[3] ICOC3	INT1*	P8[3]	16 — SYS_PME_L 22 25 62
9	=JTAG_BBANGER_TRST_L	47	P2[4] ICOC4	INT2*	P8[4]	15 — SYS_AC_DET 12
9	=JTAG_BBANGER_TMS	46	P2[5] ICOC5	RP/NMI*	P8[5]	14 — SYS_ONEWIRE 24
9	=JTAG_BBANGER_TDI	45	P2[6] ICOC6	CE*/Xcout	P8[6]	8 — PMU_CLK32K_XOUT_R 25
9	=JTAG_BBANGER_TCK	44	P2[7] ICOC7	Xcin	P8[7]	7 — PMU_CLK32K_XIN 25
25 11	TP_PMU_P3_0	39	P3[0] CLK3	TB0in	P9[0]	5 — VIA_ACK_L 22
25 11	TP_PMU_P3_1	38	P3[1] Sin3	TB1in	P9[1]	4 — VIA_REQ_L 22 25
25 11	TP_PMU_P3_2	37	P3[2] Sout3	TB2in	P9[2]	3 — PMU_INT_L 22
25 11	TP_PMU_P3_3	36	P3[3]	AN24	P9[3]	2 — PMU_SB_NMI_L 22
22	SYS_WATCHDOG	35	P3[4]	CLK4/AN25	P9[4]	1 — VIA_CLK 22
11	PMU_CPU_HRESET_L	34	P3[5]	Sout4/AN26	P9[5]	80 — VIA_PMU_TO_SB 22
26 25	PMU_POWER_UP_L	33	P3[6]	Sin4/AN27	P9[6]	79 — VIA_SB_TO_PMU 22
25	SYS_SLEEP	32	P3[7]			

Spares (Analog capable)

AN0	P10[0]	76	TP_PMU_AN_P10_0 25
AN1	P10[1]	74	TP_PMU_AN_P10_1 25
AN2	P10[2]	73	TP_PMU_AN_P10_2 25
AN3	P10[3]	72	TP_PMU_AN_P10_3 25
KI0*/AN4	P10[4]	71	TP_PMU_AN_P10_4 25
KI1*/AN5	P10[5]	70	TP_PMU_AN_P10_5 11 25
KI2*/AN6	P10[6]	69	TP_PMU_AN_P10_6 11 25
KI3*/AN7	P10[7]	68	TP_PMU_AN_P10_7 25

10 =PPVREF_PMU

24	PMU_BOOT_CNVSS	6	PCNVSS
24	PMU_RESET_L	9	RESET*
25	PMU_CLK10M_XOUT_R	10	XOUT
25	PMU_CLK10M_XIN	12	XIN
		77	VREF

VSS 11, AVSS 75

=PP3V3_ALL_PMU 25 24 10
- D2710 MMBD914XXG SOT23
- R2710 150K 5% 1/16W MF-LF 402
- C2710 0.22uF 10% 6.3V CERM-X5R 402

NO STUFF
- R2740 10M 5% 1/16W MF-LF 402
- R2741 0 5% 1/16W MF-LF 402

CRITICAL
- Y2740 10.0000M 8X4.5MM-SM1

PMU_CLK10M_XOUT 25

Keep crystal subcircuit close to PMU.

Y2740's load capacitance is 12pF

- C2741 18pF 5% 50V CERM 402
- C2740 18pF 5% 50V CERM 402
- R2715 4.7K 5% 1/16W MF-LF 402
- C2720 1uF 10% 6.3V CERM 402
- XW2700 SM — GND_PMU_AVSS 25 28 29 31 (VOLTAGE=0V, MIN_LINE_WIDTH=0.38 mm, MIN_NECK_WIDTH=0.25 mm)
- R2730 4.7K 5% 1/16W MF-LF 402

NO STUFF
- R2750 10M 5% 1/16W MF-LF 402
- R2751 0 5% 1/16W MF-LF 402

CRITICAL
- Y2750 32.768K SM1

PMU_CLK32K_XOUT 25
- C2750 12pF 5% 50V CERM 402
- C2751 12pF 5% 50V CERM 402

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0163	1	XTAL,32.768KHZ,4.1X1.5X0.9MM,SMD	Y2750	CRITICAL	?

Additional PMU05 "Modules"

MMM

25	TP_PMU_AN_P10_0	MMM_X_AXIS 29
25	TP_PMU_AN_P10_1	MMM_Y_AXIS 29
25	TP_PMU_AN_P10_2	MMM_Z_AXIS 29
25	TP_PMU_P7_0	MMM_FFIRQ_L 22
25	TP_PMU_P7_1	MMM_SIRQ_L 22
25	TP_PMU_AN_P0_7	MMM_ACC_SELFTEST 29
25	TP_PMU_AN_P0_6	MMM_ACC_PWRDOWN 29

ALS

25	TP_PMU_AN_P10_3	ALS_0_OUT 7 31
25	TP_PMU_AN_P10_4	ALS_1_OUT 28
25	TP_PMU_P7_2	ALS_GAIN_BOOST 7 28 31

CPU T-Diodes

25 11	TP_PMU_AN_P10_5	CPU0_TEMP
25 11	TP_PMU_AN_P10_6	CPU1_TEMP

SPI Dual Battery Charger

25 11	TP_PMU_P3_0	SPI_PMU_CHGR_CLK
25 11	TP_PMU_P3_1	SPI_CHGR_TO_PMU_MISO
25 11	TP_PMU_P3_2	SPI_PMU_TO_CHGR_MOSI
25 11	TP_PMU_P3_3	SPI_PMU_CHGR_CS
25 11	TP_PMU_P7_4	PMU_BATT1_DET_L
25 11	TP_PMU_P7_5	PMU_BATT1_CHARGE

Battery Current Mon

25	TP_PMU_AN_P10_7	BATT_ISNS 12

Power Management Unit (PMU05)

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 27 OF 115	

POWER-UP
SLEEP
WAKE
SHUT-DOWN

ACTIVE-LOW, OUTPUT, OPEN-COLLECTOR
PMU_POWER_UP_L
100K pull-up to 3.3V_ALL on pg 13
R2900 0 5% 1/16W MF-LF 402
SYS_POWER_UP_L
R2902 0 5% 1/16W MF-LF 402
5V3V3PWRON_EN_L
MAKE_BASE=TRUE
=5V3V3PWRON_EN_L

=PP3V3_ALL_PWRSEQ
R2901 100K 5% 1/16W MF-LF 402
SYS_POWERUP
R2903 0 5% 1/16W MF-LF 402
FWPWR_PWRON
MAKE_BASE=TRUE
=FWPWR_PWRON

ACTIVE-HIGH, OUTPUT, PUSH-PULL
SYS_PWRSEQ_1
R2913 100K 5% 1/16W MF-LF 402
=PP5V_PWRON_PWRSEQ
R2929 100K 5% 1/16W MF-LF 402
Q2900 2N7002DW-X-F SOT-363
R2910 100K 5% 1/16W MF-LF 402
R2911 0 5% 1/16W MF-LF 402
1V8_1V5PWRON_EN_L
MAKE_BASE=TRUE
=1V8_1V5PWRON_EN_L
R2912 0 5% 1/16W MF-LF 402
SYS_PWRSEQ_1_L
2V5PWRON_EN_L
MAKE_BASE=TRUE
=2V5PWRON_EN_L

SYS_PWRSEQ_2_L
R2920 100K 5% 1/16W MF-LF 402
5VRUN_EN_L
R2921 100K 5% 1/16W MF-LF 402
5VRUNHD_EN_L
R2922 100K 5% 1/16W MF-LF 402
3V3RUN_EN_L
Q2900 2N7002DW-X-F SOT-363
TPAD_SEQ_HW
R2943 0 5% 1/16W MF-LF 402
5VTPAD_EN_L
MAKE_BASE=TRUE
=5VPWRONTPAD_EN_L

ACTIVE-HIGH, OUTPUT, PUSH-PULL
SYS_PWRSEQ_2
Q2910 2N7002DW-X-F SOT-363

=PP3V3_PWRON_PWRSEQ
TPAD_SEQ_PMU
R2948 100K 5% 1/16W MF-LF 402
TPAD_SEQ_PMU
Q2948 2N7002 SOT23-LF
SYS_PWRSEQ_TPAD_L

ACTIVE-LOW, OUTPUT, PUSH-PULL
SYS_PWRSEQ_3_L
R2930 0 5% 1/16W MF-LF 402
2V5RUN_EN_L

=PP5V_RUN_PWRSEQ
R2935 100K 5% 1/16W MF-LF 402
SYS_PWRSEQ_3_LS5
R2936 100K 5% 1/16W MF-LF 402
1V5RUN_EN
Q2910 2N7002DW-X-F SOT-363
Q2941 2N7002DW-X-F SOT-363

=PP3V3_PWRON_PWRSEQ
NO STUFF
R2940 0 5% 1/16W MF-LF 402
VCORE_CPU0_SHDN_L
R2941 100K 5% 1/16W MF-LF 402
1V8RUN_EN_L
Q2940 2N7002DW-X-F SOT-363

ACTIVE-HIGH, OUTPUT/INPUT, OPEN-COLLECTOR
SYS_PWRSEQ_4
NO STUFF
R2949 0 5% 1/16W MF-LF 402
=5V3VPWRON_PGOOD
=1V8_1V5PWRON_PGOOD
=2V5PWRON_PGOOD
=I2VCORE_PGOOD
PWRON_REGS_PGOOD
MAKE_BASE=TRUE
=PP3V3_RUN_PWRSEQ
R2958 10K 5% 1/16W MF-LF 402
=PP3V3_ALL_PWRSEQ
Q2941 2N7002DW-X-F SOT-363

ACTIVE-HIGH, OUTPUT/INPUT, OPEN-COLLECTOR
SYS_PWRSEQ_5
GPUVCORE_SHDN_L
R2951 0 5% 1/16W MF-LF 402
CPU_AVDD_EN

=VCORE_PGOOD
TP_VCORE_PGOOD
MAKE_BASE=TRUE

ACTIVE-LOW, OUTPUT, PUSH-PULL
SYS_PWRSEQ_6_L
=PP5V_RUN_PWRSEQ
R2965 100K 5% 1/16W MF-LF 402
NO STUFF
R2969 0 5% 1/16W MF-LF 402
=GPUVCORE_PGOOD
GPUVCORE_PGOOD
MAKE_BASE=TRUE
SYS_PWRSEQ_6_LS5
MAKE_BASE=TRUE
R2966 100K 5% 1/16W MF-LF 402
GPUVDD15_EN
R2967 0 5% 1/16W MF-LF 402
GPUPVDD_EN
Q2940 2N7002DW-X-F SOT-363

ANALOG INPUT, SENSE > 1.7V
SYS_PWRSEQ_FINAL
XW2970 SM
PP1V8_GPU_PVDD
Used to see if last rail is up

Power Sequencing

SYNC_MASTER=MARIAS
SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 29 OF 115	

FAN CONTROLLER

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
1520	THERM	THERM	THERM1_M	THERM1_M_P
1540	THERM	THERM	THERM1_M	THERM1_M_N
1510	THERM	THERM	THERM2_M	THERM2_M_P
1511	THERM	THERM	THERM2_M	THERM2_M_N
1530	THERM	THERM	THERM1_A	THERM1_A_P
1531	THERM	THERM	THERM1_A	THERM1_A_N
1570	THERM	THERM	THERM2_A	THERM2_A_P
1535	THERM	THERM	THERM2_A	THERM2_A_N
1516	THERM	THERM	THERM_D1	THERM_D1_P
1517	THERM	THERM	THERM_D1	THERM_D1_N
1539	THERM	THERM	THERM_D2	THERM_D2_P
1538	THERM	THERM	THERM_D2	THERM_D2_N

PLACE CLOSE TO CPU
MAIN1

27 THERM1_M_P → Q3001 2N3904LF SOT23 (1=B, 2=E, 3=C) → 27 THERM1_M_N

PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY
MAIN2

27 THERM2_M_P → Q3002 2N3904LF SOT23 (1=B, 2=E, 3=C) → 27 THERM2_M_N

PLACE UNDERNEATH UPPER RAM
ALTERNATE1

27 THERM1_A_P → Q3003 2N3904LF SOT23 (1=B, 2=E, 3=C) → 27 THERM1_A_N

PLACE CLOSE TO BATTERY CHARGER/VCORE
ALTERNATE2

27 THERM2_A_P → Q3004 2N3904LF SOT23 (1=B, 2=E, 3=C) → 27 THERM2_A_N

KEEP STUFFING RESISTORS CLOSE TO ADT7467 CONTROLLER

R3010	27 THERM1_M_P	THERM_D1_P 27
R3011	27 THERM1_M_N	THERM_D1_N 27
R3012	27 THERM2_M_P	THERM_D2_P 27
R3013	27 THERM2_M_N	THERM_D2_N 27

0 5% 1/16W MF-LF 402

NO STUFF R3020	THERM1_A_P	THERM_D1_P
NO STUFF R3021	THERM1_A_N	THERM_D1_N
NO STUFF R3022	THERM2_A_P	THERM_D2_P
NO STUFF R3023	THERM2_A_N	THERM_D2_N

0 5% 1/16W MF-LF 402

10 =PP3V3_ADT7467 → R3000 10 5% 1/16W MF-LF 402 → PP3V3_ADT7467 (VOLTAGE=3.3V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm)

C3000 1uF 10% 6.3V CERM 603

C3001 0.1uF 20% 10V CERM 402

R3001 10K 5% 1/16W MF-LF 402

10 =PP5V_RUN_FANPWM → R3002 10K 5% 1/16W MF-LF 402

R3003 10K 5% 1/16W MF-LF 402

10 =PP3V3_RUN_FANTACH → R3004 10K 5% 1/16W MF-LF 402

R3005 10K 5% 1/16W MF-LF 402

U3000 QSOP-LF CRITICAL ADT7467

10 =PPVCORE_CPU_ADT7467	14	VCCP	
8 =I2C_ADT7467_SDA	16	SDA	
8 =I2C_ADT7467_SCL	1	SCL	
27 THERM_D1_P	13	D1+	
27 THERM_D1_N	12	D1-	
27 THERM_D2_P	11	D2+	
27 THERM_D2_N	10	D2-	
	3	VCC	
	2	GND	
	15	PWM1/XTO	FAN1_PWM 7 31
	6	TACH1	FAN1_TACH 7 31
	5	PWM2/SMBALERT#	FAN2_PWM 7 31
	7	TACH2	FAN2_TACH 7 31
	8	PWM3	ADT7467_ADR_ENABLE_L
	4	TACH3	NC
	9	TACH4/THERM#/SMBALERT#/GPIO	=ADT7467_THERM_L 11

C3002 1000pF 10% 25V X7R 402 (THERM_D1_N, THERM_D2_P)

C3003 1000pF 10% 25V X7R 402 (THERM_D2_N)

I2C READ ADDR = 0x5C, WRITE ADDR = 0x5D
(Device is connected so as to be backward compatible with the ADT7460.)

Fan Controller

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	30	115

RT ALS SENSOR



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1191	353S1186		U3100	Primary is unity gain stable/Alt is stable at G=5

Keyboard LED Driver



ALS Support

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 31 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
I2C	THERM	THERM		MMM_X_AXIS 25 29
I2C	THERM	THERM		MMM_Y_AXIS 25 29
I2C	THERM	THERM		MMM_Z_AXIS 25 29



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0222	1	IC,KIONIX,KXM52-2050,3AXIS ACCELEROMETER,SMD	U3220	CRITICAL	MMM_ACCEL_KIONIX

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S0131	3	CAP,CER,0.033UF,10%,16V,X5R/X7R,0402,SMD	C3204,C3205,C3206	MMM_ACCEL_KIONIX

Sudden Motion Sensor

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 32 OF 115	

USB Trackpad Conn



SOFT MODEM CONN



Q41C Internal I/O I		
SYNC_MASTER=N/A		SYNC_DATE=N/A

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE: NONE	SHT 33 OF 115	

ADAPTER CONNECTOR



PBUS HOLD-UP CAPS



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0085	126S0080		C3450,C3451,C3452,C3453,C3454	Primary is 260C/Alt is 250C part



PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
126S0084	126S0079		C3460,C3461,C3462,C3463,C3464,C3465	Primary is 260C/Alt is 250C part

LEFT USB/LEFT ALS



BACKUP BATTERY / RT USB CONNECTOR



CPU FAN



GPU FAN



Q41C Internal I/O II

SYNC_MASTER=N/A SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 34 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
MAXBUS_CLK_CPU0	CLOCK	CLOCK	
MAXBUS_CLK_CPU1	CLOCK	CLOCK	
I2_MAXBUS_FBCLK	I2_FBCLK	I2_FBCLK	
	I2_FBCLK	I2_FBCLK	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_DATA41	MAXBUS	MAXBUS	
MAXBUS_DATA42	MAXBUS	MAXBUS	
MAXBUS_DATA43	MAXBUS	MAXBUS	
MAXBUS_DATA44	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_DATA54	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_DATA62	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPUS_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPUS_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPUS_R	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR_R	MAXBUS	MAXBUS	
MAXBUS_CPUS_TO_NBTO	MAXBUS	MAXBUS	
MAXBUS_DYT	MAXBUS	MAXBUS	
MAXBUS_GBL_L	MAXBUS	MAXBUS	
MAXBUS_CPUS_TO_NBTO	MAXBUS	MAXBUS	
MAXBUS_CPUS_TO_NBTO	MAXBUS	MAXBUS	
MAXBUS_CPUS_BIDIR	MAXBUS	MAXBUS	
MAXBUS_WT_L	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPU0_R	MAXBUS	MAXBUS	
MAXBUS_CPU0_TO_NB_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPU0_R	MAXBUS	MAXBUS	
MAXBUS_CPU0_DRDY_L	MAXBUS	MAXBUS	
MAXBUS_CPU0_TO_NB_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPU1_R	MAXBUS	MAXBUS	
MAXBUS_CPU1_TO_NB_R	MAXBUS	MAXBUS	
MAXBUS_NB_TO_CPU1_R	MAXBUS	MAXBUS	
MAXBUS_CPU1_DRDY_L	MAXBUS	MAXBUS	
MAXBUS_CPU1_TO_NB_R	MAXBUS	MAXBUS	

MAXBUS_CLK_CPU0_R 11 32
TP_MAXBUS_CLK_CPU1_R 11 32
I2_MAXBUS_FBCLK_OUT_R 32
I2_MAXBUS_FBCLK_OUT 21 32
MAXBUS_ADDR<0..31> 9 32 33
MAXBUS_DATA<0..40> 9 32 33
MAXBUS_DATA<41> 9 21 32 33
MAXBUS_DATA<42> 9 21 32 33
MAXBUS_DATA<43> 9 21 32 33
MAXBUS_DATA<44> 9 21 32 33
MAXBUS_DATA<45..53> 9 32 33
MAXBUS_DATA<54> 9 21 32 33
MAXBUS_DATA<55..61> 9 32 33
MAXBUS_DATA<62> 9 21 32 33
MAXBUS_DATA<63> 9 32 33
MAXBUS_TS_L 6 32 33
MAXBUS_TA_L 6 32 33
MAXBUS_TEA_L 6 32 33
MAXBUS_AACK_L 6 32 33
MAXBUS_ARTRY_L 6 32 33
MAXBUS_CI_L 9 32 33
MAXBUS_DTI<0..2> 9 32 33
MAXBUS_GBL_L 9 32 33
MAXBUS_TBST_L 9 32 33
MAXBUS_TSIZ<0..2> 9 32 33
MAXBUS_TT<0..4> 9 32 33
MAXBUS_WT_L 9 32 33
MAXBUS_CPU0_BG_L 6 32 33
MAXBUS_CPU0_BR_L 6 32 33
MAXBUS_CPU0_DBG_L 6 32 33
MAXBUS_CPU0_DRDY_L 6 32 33
MAXBUS_CPU0_HIT_L 6 32 33
MAXBUS_CPU1_BG_L 6 32
MAXBUS_CPU1_BR_L 6 32
MAXBUS_CPU1_DBG_L 6 32
MAXBUS_CPU1_DRDY_L 6 32
MAXBUS_CPU1_HIT_L 6 32

Page Notes

Power aliases required by this page:
- =PP1V5R1V8_RUN_I2_MAXBUS - =PP1V5R1V8_PWRON_I2_MAXBUS

BOM options provided by this page:
- MAXBUS_1V8 - Provides required voltage divider for FBCLK if MaxBus OVdd=1.8V.

Signal aliases required by this page:
- =I2_MAXBUS_FBCLK_IN - MaxBus feedback clock input. Length should match that of clock(s) from I2 to CPU(s).

OMIT
U2100
I2
BGA
MAXBUS POWER
(6 of 14)

VDD18_0 C11
VDD18_1 C14
VDD18_2 C17
VDD18_3 C20
VDD18_4 C23
VDD18_5 C26
VDD18_6 C29
VDD18_7 C3
VDD18_8 C32
VDD18_9 C8
VDD18_10 F11
VDD18_11 F14
VDD18_12 F17
VDD18_13 F20
VDD18_14 F23
VDD18_15 F26
VDD18_16 F29
VDD18_17 F8
VDD18_18 J11
VDD18_19 J12
VDD18_20 J14
VDD18_21 J15
VDD18_22 J17
VDD18_23 J18
VDD18_24 J20
VDD18_25 J23
VDD18_26 J24
VDD18_27 J26
VDD18_28 J27
VDD18_29 L14
VDD18_30 L17
VDD18_31 L23
VDD18_32 M20
VDD18_33 N15
VDD18_34 N19
VDD18_35 N21
VDD18_36 N22
VDD18_37 P14
VDD18_38 P15
VDD18_39 P18
VDD18_40 P22

MaxBus I/O DECOUPLING

(41 Balls on I2)

PP1V5R1V8_I2_MAXBUS
VOLTAGE=1.5V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

1 X 10uF (0603)
41 X 1uF (0402)

C3550 C3551 C3552 C3553 C3554 C3555 — 1uF 10% 6.3V CERM 402
C3556 C3557 C3558 C3559 C3560 C3561 — 1uF 10% 6.3V CERM 402
C3562 C3563 C3564 C3565 C3566 C3567 — 1uF 10% 6.3V CERM 402
C3568 C3569 C3570 C3571 C3572 C3573 — 1uF 10% 6.3V CERM 402
C3574 C3575 C3576 C3577 C3578 C3579 — 1uF 10% 6.3V CERM 402
C3580 C3581 C3582 C3583 C3584 C3585 — 1uF 10% 6.3V CERM 402
C3586 C3587 C3588 C3589 C3590 — 1uF 10% 6.3V CERM 402
C3599 10uF 20% 6.3V X5R 603

R3550 0 5% 1/10W MF-LF 603 =PP1V5R1V8_RUN_I2_MAXBUS 10
NO STUFF
R3551 0 5% 1/10W MF-LF 603 =PP1V5R1V8_PWRON_I2_MAXBUS 10

OMIT
U2100
I2
BGA
PROCESSOR INTERFACE
(5 of 14)

PROCESSOR 0

33 32 MAXBUS_CPU0_QREQ_L — E25 MAX_QREQ_0_L
33 32 6 MAXBUS_CPU0_BR_L — F21 MAX_BR_0_L
33 32 6 MAXBUS_CPU0_DRDY_L — G25 MAX_DRDY_0_L
33 32 6 MAXBUS_CPU0_HIT_L — E21 MAX_HIT_0_L

MAX_QACK_0_L — F18 MAXBUS_CPU0_QACK_L 33
MAX_BG_0_L — E22 MAXBUS_CPU0_BG_L 6 32 33
MAX_DBG_0_L — F24 MAXBUS_CPU0_DBG_L 6 32 33
CPU_INT_0_L — J19 MAXBUS_CPU0_INT_L 6 34
MAX_CLK_0_H — H21 MAXBUS_CLK_CPU0_R 11 32

PROCESSOR 1

32 MAXBUS_CPU1_QREQ_L — E27 MAX_QREQ_1_L
32 6 MAXBUS_CPU1_BR_L — G21 MAX_BR_1_L
32 6 MAXBUS_CPU1_DRDY_L — F25 MAX_DRDY_1_L
32 6 MAXBUS_CPU1_HIT_L — C21 MAX_HIT_1_L

MAX_QACK_1_L — G18 TP_MAXBUS_CPU1_QACK_L 11
MAX_BG_1_L — R24 MAXBUS_CPU1_BG_L 6 32
MAX_DBG_1_L — G24 MAXBUS_CPU1_DBG_L 6 32
CPU_INT_1_L — H19 MAXBUS_CPU1_INT_L 6
MAX_CLK_1_H — J21 TP_MAXBUS_CLK_CPU1_R 11 32

MAXBUS INTERFACE

33 32 6 MAXBUS_TS_L — B27 MAX_TS_L
33 32 6 MAXBUS_ARTRY_L — C30 MAX_ARTRY_L
MAX_AACK_L — A31 MAXBUS_AACK_L 6 32 33

33 32 9 MAXBUS_ADDR<0> — D18 MAX_A_00_H
33 32 9 MAXBUS_ADDR<1> — A28 MAX_A_01_H
33 32 9 MAXBUS_ADDR<2> — A19 MAX_A_02_H
33 32 9 MAXBUS_ADDR<3> — A23 MAX_A_03_H
33 32 9 MAXBUS_ADDR<4> — D21 MAX_A_04_H
33 32 9 MAXBUS_ADDR<5> — A25 MAX_A_05_H
33 32 9 MAXBUS_ADDR<6> — A18 MAX_A_06_H
33 32 9 MAXBUS_ADDR<7> — C28 MAX_A_07_H
33 32 9 MAXBUS_ADDR<8> — D25 MAX_A_08_H
33 32 9 MAXBUS_ADDR<9> — B31 MAX_A_09_H
33 32 9 MAXBUS_ADDR<10> — B24 MAX_A_10_H
33 32 9 MAXBUS_ADDR<11> — G28 MAX_A_11_H
33 32 9 MAXBUS_ADDR<12> — C25 MAX_A_12_H
33 32 9 MAXBUS_ADDR<13> — D31 MAX_A_13_H
33 32 9 MAXBUS_ADDR<14> — F19 MAX_A_14_H
33 32 9 MAXBUS_ADDR<15> — E30 MAX_A_15_H
33 32 9 MAXBUS_ADDR<16> — D27 MAX_A_16_H
33 32 9 MAXBUS_ADDR<17> — A27 MAX_A_17_H
33 32 9 MAXBUS_ADDR<18> — B28 MAX_A_18_H
33 32 9 MAXBUS_ADDR<19> — B25 MAX_A_19_H
33 32 9 MAXBUS_ADDR<20> — E19 MAX_A_20_H
33 32 9 MAXBUS_ADDR<21> — G27 MAX_A_21_H
33 32 9 MAXBUS_ADDR<22> — D30 MAX_A_22_H
33 32 9 MAXBUS_ADDR<23> — C31 MAX_A_23_H
33 32 9 MAXBUS_ADDR<24> — F28 MAX_A_24_H
33 32 9 MAXBUS_ADDR<25> — F27 MAX_A_25_H
33 32 9 MAXBUS_ADDR<26> — B30 MAX_A_26_H
33 32 9 MAXBUS_ADDR<27> — E28 MAX_A_27_H
33 32 9 MAXBUS_ADDR<28> — B18 MAX_A_28_H
33 32 9 MAXBUS_ADDR<29> — C22 MAX_A_29_H
33 32 9 MAXBUS_ADDR<30> — A17 MAX_A_30_H
33 32 9 MAXBUS_ADDR<31> — B19 MAX_A_31_H

33 32 9 MAXBUS_CI_L — A26 MAX_CI_L
33 32 9 MAXBUS_GBL_L — A24 MAX_GBL_L
33 32 9 MAXBUS_TBST_L — E16 MAX_TBST_L
33 32 9 MAXBUS_TSIZ<0> — D19 MAX_TSIZ_0_H
33 32 9 MAXBUS_TSIZ<1> — C18 MAX_TSIZ_1_H
33 32 9 MAXBUS_TSIZ<2> — B21 MAX_TSIZ_2_H
33 32 9 MAXBUS_TT<0> — B22 MAX_TT_0_H
33 32 9 MAXBUS_TT<1> — D22 MAX_TT_1_H
33 32 9 MAXBUS_TT<2> — E18 MAX_TT_2_H
33 32 9 MAXBUS_TT<3> — A21 MAX_TT_3_H
33 32 9 MAXBUS_TT<4> — A22 MAX_TT_4_H
33 32 9 MAXBUS_WT_L — D24 MAX_WT_L

MAX_D_00_H — D16 MAXBUS_DATA<0> 9 32 33
MAX_D_01_H — A10 MAXBUS_DATA<1> 9 32 33
MAX_D_02_H — A9 MAXBUS_DATA<2> 9 32 33
MAX_D_03_H — D12 MAXBUS_DATA<3> 9 32 33
MAX_D_04_H — A11 MAXBUS_DATA<4> 9 32 33
MAX_D_05_H — B10 MAXBUS_DATA<5> 9 32 33
MAX_D_06_H — C10 MAXBUS_DATA<6> 9 32 33
MAX_D_07_H — G16 MAXBUS_DATA<7> 9 32 33
MAX_D_08_H — D9 MAXBUS_DATA<8> 9 32 33
MAX_D_09_H — C9 MAXBUS_DATA<9> 9 32 33
MAX_D_10_H — F15 MAXBUS_DATA<10> 9 32 33
MAX_D_11_H — G15 MAXBUS_DATA<11> 9 32 33
MAX_D_12_H — B9 MAXBUS_DATA<12> 9 32 33
MAX_D_13_H — D10 MAXBUS_DATA<13> 9 32 33
MAX_D_14_H — E15 MAXBUS_DATA<14> 9 32 33
MAX_D_15_H — C7 MAXBUS_DATA<15> 9 32 33
MAX_D_16_H — B7 MAXBUS_DATA<16> 9 32 33
MAX_D_17_H — A8 MAXBUS_DATA<17> 9 32 33
MAX_D_18_H — F16 MAXBUS_DATA<18> 9 32 33
MAX_D_19_H — G13 MAXBUS_DATA<19> 9 32 33
MAX_D_20_H — E13 MAXBUS_DATA<20> 9 32 33
MAX_D_21_H — E12 MAXBUS_DATA<21> 9 32 33
MAX_D_22_H — D7 MAXBUS_DATA<22> 9 32 33
MAX_D_23_H — A7 MAXBUS_DATA<23> 9 32 33
MAX_D_24_H — G12 MAXBUS_DATA<24> 9 32 33
MAX_D_25_H — F12 MAXBUS_DATA<25> 9 32 33
MAX_D_26_H — F13 MAXBUS_DATA<26> 9 32 33
MAX_D_27_H — A6 MAXBUS_DATA<27> 9 32 33
MAX_D_28_H — E10 MAXBUS_DATA<28> 9 32 33
MAX_D_29_H — B6 MAXBUS_DATA<29> 9 32 33
MAX_D_30_H — C6 MAXBUS_DATA<30> 9 32 33
MAX_D_31_H — D6 MAXBUS_DATA<31> 9 32 33
MAX_D_32_H — G7 MAXBUS_DATA<32> 9 32 33
MAX_D_33_H — A3 MAXBUS_DATA<33> 9 32 33
MAX_D_34_H — E6 MAXBUS_DATA<34> 9 32 33
MAX_D_35_H — F7 MAXBUS_DATA<35> 9 32 33
MAX_D_36_H — C4 MAXBUS_DATA<36> 9 32 33
MAX_D_37_H — D3 MAXBUS_DATA<37> 9 32 33
MAX_D_38_H — G9 MAXBUS_DATA<38> 9 32 33
MAX_D_39_H — D4 MAXBUS_DATA<39> 9 32 33
MAX_D_40_H — B16 MAXBUS_DATA<40> 9 32 33
MAX_D_41_H — C16 MAXBUS_DATA<41> 9 21 32 33
MAX_D_42_H — A13 MAXBUS_DATA<42> 9 21 32 33
MAX_D_43_H — A16 MAXBUS_DATA<43> 9 21 32 33
MAX_D_44_H — C13 MAXBUS_DATA<44> 9 21 32 33
MAX_D_45_H — B15 MAXBUS_DATA<45> 9 32 33
MAX_D_46_H — D15 MAXBUS_DATA<46> 9 32 33
MAX_D_47_H — B12 MAXBUS_DATA<47> 9 32 33
MAX_D_48_H — A14 MAXBUS_DATA<48> 9 32 33
MAX_D_49_H — A12 MAXBUS_DATA<49> 9 32 33
MAX_D_50_H — D13 MAXBUS_DATA<50> 9 32 33
MAX_D_51_H — B13 MAXBUS_DATA<51> 9 32 33
MAX_D_52_H — A15 MAXBUS_DATA<52> 9 32 33
MAX_D_53_H — C15 MAXBUS_DATA<53> 9 32 33
MAX_D_54_H — C5 MAXBUS_DATA<54> 9 21 32 33
MAX_D_55_H — C12 MAXBUS_DATA<55> 9 32 33
MAX_D_56_H — F6 MAXBUS_DATA<56> 9 32 33
MAX_D_57_H — A5 MAXBUS_DATA<57> 9 32 33
MAX_D_58_H — F9 MAXBUS_DATA<58> 9 32 33
MAX_D_59_H — E9 MAXBUS_DATA<59> 9 32 33
MAX_D_60_H — E7 MAXBUS_DATA<60> 9 32 33
MAX_D_61_H — G10 MAXBUS_DATA<61> 9 32 33
MAX_D_62_H — B4 MAXBUS_DATA<62> 9 21 32 33
MAX_D_63_H — F10 MAXBUS_DATA<63> 9 32 33

MAX_DTI_0_H — C27 MAXBUS_DTI<0> 9 32 33
MAX_DTI_1_H — A30 MAXBUS_DTI<1> 9 32 33
MAX_DTI_2_H — A29 MAXBUS_DTI<2> 9 32 33

MAX_TA_L — G19 MAXBUS_TA_L 6 32 33
MAX_TEA_L — D28 MAXBUS_TEA_L 6 32 33
MAX_TBEN_H — C24 TP_MAXBUS_TBEN_I2
MAX_FBCLK_OUT_H — J22 32 I2_MAXBUS_FBCLK_OUT_R

I2_ACS_REF — K9 ACS_REF_H
R3500 1K 1% 1/16W MF-LF 402

21 =I2_MAXBUS_FBCLK_IN
MAXBUS_1V8
R3506 360 5% 1/16W MF-LF 402
1.5V IN
MAX_CLK_FB_IN_H — H22

1.5V-1.8V OUT (Matches MaxBus OVdd)
Output impedance is 50 Ohms

R3505 10 5% 1/16W MF-LF 402 I2_MAXBUS_FBCLK_OUT 21 32

MaxBus Pull-ups / Pull-downs

34 33 21 10 =PP1V5R1V8_MAXBUS

One resistor for each of:
- MAXBUS_TS_L
- MAXBUS_TA_L
- MAXBUS_TEA_L
- MAXBUS_ARTRY_L
- MAXBUS_AACK_L
- (Spare)

6 =RP3510P1 — RP3510 10K 5% 1/16W SM-LF
6 =RP3510P2 — RP3510 10K 5% 1/16W SM-LF
6 =RP3510P3 — RP3510 10K 5% 1/16W SM-LF
6 =RP3510P4 — RP3510 10K 5% 1/16W SM-LF
6 =RP3511P1 — RP3511 10K 5% 1/16W SM-LF
6 =RP3511P2 — RP3511 10K 5% 1/16W SM-LF

I2 CPU0 Support

One resistor for each of:
- MAXBUS_CPU0_BR_L
- MAXBUS_CPU0_BG_L
- MAXBUS_CPU0_DBG_L
- MAXBUS_CPU0_DRDY_L
- MAXBUS_CPU0_HIT_L
- MAXBUS_CPU0_INT_L

6 =RP3511P3 — RP3511 10K 5% 1/16W SM-LF
6 =RP3511P4 — RP3511 10K 5% 1/16W SM-LF
6 =RP3512P1 — RP3512 10K 5% 1/16W SM-LF
6 =RP3512P2 — RP3512 10K 5% 1/16W SM-LF
6 =RP3512P3 — RP3512 10K 5% 1/16W SM-LF
6 =RP3512P4 — RP3512 10K 5% 1/16W SM-LF
33 32 MAXBUS_CPU0_QREQ_L — R3513 10K 5% 1/16W MF-LF 402

I2 CPU1 Support

One resistor for each of:
- MAXBUS_CPU1_BR_L
- MAXBUS_CPU1_BG_L
- MAXBUS_CPU1_DBG_L
- MAXBUS_CPU1_DRDY_L
- MAXBUS_CPU1_HIT_L
- MAXBUS_CPU1_INT_L

6 =RP3513P2 — RP3513 10K 5% 1/16W SM-LF
6 =RP3513P3 — RP3513 10K 5% 1/16W SM-LF
6 =RP3513P4 — RP3513 10K 5% 1/16W SM-LF
6 =RP3514P1 — RP3514 10K 5% 1/16W SM-LF
6 =RP3514P2 — RP3514 10K 5% 1/16W SM-LF
6 =RP3514P3 — RP3514 10K 5% 1/16W SM-LF
32 MAXBUS_CPU1_QREQ_L — R3514 10K 5% 1/16W MF-LF 402

I2 Processor Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 35 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
100V	CLOCK	CLOCK	

=MAXBUS_CPU0_CLK 11 33

Page Notes

Power aliases required by this page:
- =PP1V5R1V8_MAXBUS

Signal aliases required by this page:
- =MAXBUS_CPU0_CLK

BOM options provided by this page:
(NONE)

34 33 32 21 10 =PP1V5R1V8_MAXBUS

U3600 BGA (5 OF 6) XXGHZ-XXV A0-X.X

OVDD
OVDD
OMIT CRITICAL

TP_CPU0_OVDDSENSE1 E18 OVDDSENSE1
TP_CPU0_OVDDSENSE2 G18 OVDDSENSE2
(Kelvin sense points)

U3600 BGA (2 OF 6) XXGHZ-XXV A0-X.X

32 9	MAXBUS_DATA<0>	R15	D0
32 9	MAXBUS_DATA<1>	W15	D1
32 9	MAXBUS_DATA<2>	T14	D2
32 9	MAXBUS_DATA<3>	V16	D3
32 9	MAXBUS_DATA<4>	W16	D4
32 9	MAXBUS_DATA<5>	T15	D5
32 9	MAXBUS_DATA<6>	U15	D6
32 9	MAXBUS_DATA<7>	P14	D7
32 9	MAXBUS_DATA<8>	V13	D8
32 9	MAXBUS_DATA<9>	W13	D9
32 9	MAXBUS_DATA<10>	T13	D10
32 9	MAXBUS_DATA<11>	P13	D11
32 9	MAXBUS_DATA<12>	U14	D12
32 9	MAXBUS_DATA<13>	W14	D13
32 9	MAXBUS_DATA<14>	R12	D14
32 9	MAXBUS_DATA<15>	T12	D15
32 9	MAXBUS_DATA<16>	W12	D16
32 9	MAXBUS_DATA<17>	V12	D17
32 9	MAXBUS_DATA<18>	N11	D18
32 9	MAXBUS_DATA<19>	N10	D19
32 9	MAXBUS_DATA<20>	R11	D20
32 9	MAXBUS_DATA<21>	U11	D21
32 9	MAXBUS_DATA<22>	W11	D22
32 9	MAXBUS_DATA<23>	T11	D23
32 9	MAXBUS_DATA<24>	R10	D24
32 9	MAXBUS_DATA<25>	N9	D25
32 9	MAXBUS_DATA<26>	P10	D26
32 9	MAXBUS_DATA<27>	U10	D27
32 9	MAXBUS_DATA<28>	R9	D28
32 9	MAXBUS_DATA<29>	W10	D29
32 9	MAXBUS_DATA<30>	U9	D30
32 9	MAXBUS_DATA<31>	V9	D31
32 9	MAXBUS_DATA<32>	W5	D32
32 9	MAXBUS_DATA<33>	U6	D33
32 9	MAXBUS_DATA<34>	T5	D34
32 9	MAXBUS_DATA<35>	U5	D35
32 9	MAXBUS_DATA<36>	W7	D36
32 9	MAXBUS_DATA<37>	R6	D37
32 9	MAXBUS_DATA<38>	P7	D38
32 9	MAXBUS_DATA<39>	V6	D39
32 9	MAXBUS_DATA<40>	P17	D40
32 21 9	MAXBUS_DATA<41>	R19	D41
32 21 9	MAXBUS_DATA<42>	V18	D42
32 21 9	MAXBUS_DATA<43>	R18	D43
32 21 9	MAXBUS_DATA<44>	V19	D44
32 9	MAXBUS_DATA<45>	T19	D45
32 9	MAXBUS_DATA<46>	U19	D46
32 9	MAXBUS_DATA<47>	W19	D47
32 9	MAXBUS_DATA<48>	U18	D48
32 9	MAXBUS_DATA<49>	W17	D49
32 9	MAXBUS_DATA<50>	W18	D50
32 9	MAXBUS_DATA<51>	T16	D51
32 9	MAXBUS_DATA<52>	T18	D52
32 9	MAXBUS_DATA<53>	T17	D53
32 21 9	MAXBUS_DATA<54>	W3	D54
32 9	MAXBUS_DATA<55>	V17	D55
32 9	MAXBUS_DATA<56>	U4	D56
32 9	MAXBUS_DATA<57>	U8	D57
32 9	MAXBUS_DATA<58>	U7	D58
32 9	MAXBUS_DATA<59>	R7	D59
32 9	MAXBUS_DATA<60>	P6	D60
32 9	MAXBUS_DATA<61>	R8	D61
32 21 9	MAXBUS_DATA<62>	W8	D62
32 9	MAXBUS_DATA<63>	T8	D63

OMIT CRITICAL

DP0	T3	NC
DP1	W4	NC
DP2	T4	NC
DP3	W9	NC
DP4	M6	NC
DP5	V3	NC
DP6	N8	NC
DP7	W6	NC
DBG*	M2	MAXBUS_CPU0_DBG_L 6 32
DRDY*	R3	MAXBUS_CPU0_DRDY_L_R
DTI0	G1	MAXBUS_EDTI 33
DTI1	K1	MAXBUS_DTI<0> 9 32
DTI2	P1	MAXBUS_DTI<1> 9 32
DTI3	N1	MAXBUS_DTI<2> 9 32
TA*	K6	MAXBUS_TA_L 6 32
TEA*	L1	MAXBUS_TEA_L 6 32
HIT*	B2	MAXBUS_CPU0_HIT_L 6 32

R3600 0 5% 1/16W MF-LF 402 — PLACE RC GLITCH FILTER CLOSE TO CPU PIN
MAXBUS_CPU0_DRDY_L 6 32
C3600 10PF 5% 50V CERM 402

U3600 BGA (1 OF 6) XXGHZ-XXV A0-X.X

32 6	MAXBUS_CPU0_BR_L	D2 BR*
32 6	MAXBUS_CPU0_BG_L	M1 BG*
32 6	MAXBUS_TS_L	L4 TS*
	CPU0_PULLDOWN	E11 A0
		H1 A1
		C11 A2
		G3 A3
32 9	MAXBUS_ADDR<0>	F10 A4
32 9	MAXBUS_ADDR<1>	L2 A5
32 9	MAXBUS_ADDR<2>	D11 A6
32 9	MAXBUS_ADDR<3>	D1 A7
32 9	MAXBUS_ADDR<4>	C10 A8
32 9	MAXBUS_ADDR<5>	G2 A9
32 9	MAXBUS_ADDR<6>	D12 A10
32 9	MAXBUS_ADDR<7>	L3 A11
32 9	MAXBUS_ADDR<8>	G4 A12
32 9	MAXBUS_ADDR<9>	T2 A13
32 9	MAXBUS_ADDR<10>	F4 A14
32 9	MAXBUS_ADDR<11>	V1 A15
32 9	MAXBUS_ADDR<12>	J4 A16
32 9	MAXBUS_ADDR<13>	R2 A17
32 9	MAXBUS_ADDR<14>	K5 A18
32 9	MAXBUS_ADDR<15>	W2 A19
32 9	MAXBUS_ADDR<16>	J2 A20
32 9	MAXBUS_ADDR<17>	K4 A21
32 9	MAXBUS_ADDR<18>	N4 A22
32 9	MAXBUS_ADDR<19>	J3 A23
32 9	MAXBUS_ADDR<20>	M5 A24
32 9	MAXBUS_ADDR<21>	P5 A25
32 9	MAXBUS_ADDR<22>	N3 A26
32 9	MAXBUS_ADDR<23>	T1 A27
32 9	MAXBUS_ADDR<24>	V2 A28
32 9	MAXBUS_ADDR<25>	U1 A29
32 9	MAXBUS_ADDR<26>	N5 A30
32 9	MAXBUS_ADDR<27>	W1 A31
32 9	MAXBUS_ADDR<28>	B12 A32
32 9	MAXBUS_ADDR<29>	C4 A33
32 9	MAXBUS_ADDR<30>	G10 A34
32 9	MAXBUS_ADDR<31>	B11 A35

R3601 470 5% 1/16W MF-LF 402

OMIT CRITICAL

AP0	C1	NC
AP1	E3	NC
AP2	H6	NC
AP3	F5	NC
AP4	G7	NC
TT0	E5	MAXBUS_TT<0> 9 32
TT1	E6	MAXBUS_TT<1> 9 32
TT2	F6	MAXBUS_TT<2> 9 32
TT3	E9	MAXBUS_TT<3> 9 32
TT4	C5	MAXBUS_TT<4> 9 32
TBST*	F11	MAXBUS_TBST_L 9 32
TSIZ0	G6	MAXBUS_TSIZ<0> 9 32
TSIZ1	F7	MAXBUS_TSIZ<1> 9 32
TSIZ2	E7	MAXBUS_TSIZ<2> 9 32
GBL*	E2	MAXBUS_GBL_L 9 32
WT*	D3	MAXBUS_WT_L 9 32
CI*	J1	MAXBUS_CI_L 9 32
AACK*	R1	MAXBUS_AACK_L 6 32
ARTRY*	N2	MAXBUS_ARTRY_L 6 32
SHD0*	E4	MAXBUS_SHD0_L 33
SHD1*	H5	MAXBUS_SHD1_L 33
SYSCLK	A10	=MAXBUS_CPU0_CLK 11 33
CLK_OUT	H2	TP_CPU0_CLKOUT ADD GND TP NEAR CLKOUT TP
TBEN	E1	MAXBUS_TBEN 21
QREQ*	F4	MAXBUS_CPU0_QREQ_L 32
QACK*	G5	MAXBUS_CPU0_QACK_L 32
CKSTP_IN*	A3	
CKSTP_OUT*	B1	CPU_CHKSTP_OUT_L 34

=PP1V5R1V8_MAXBUS 10 21 32 33 34

VIO DECOUPLING (28 PINS)

26 X 1UF (0402)
2 X 10UF (0603)

C3670 C3671 C3672 C3673 C3674 C3675 C3676 C3677 C3678 C3679
C3680 C3681 C3682 C3683 C3684 C3685 C3686 C3687 C3688 C3689
C3690 C3691 C3692 C3693 C3694 C3695
1uF 10% 6.3V CERM 402

C3698 C3699
10uF 20% 6V X5R 603

MAXBUS Straps

34 33 32 21 10 =PP1V5R1V8_MAXBUS

33 MAXBUS_SHD0_L — R3610 10K 5% 1/16W MF-LF 402
33 MAXBUS_SHD1_L — R3611 10K 1% 1/16W MF-LF 402
33 MAXBUS_EDTI — R3620 1K 1% 1/16W MF-LF 402

A8 MaxBus (CPU0)	
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE: NONE	SHT 36 OF 115	

Page Notes

Power aliases required by this page:
- =PP1V5R1V8_MAXBUS
- =PP3V3_PWRON_PLLSEL

Signal aliases required by this page:
- =CPU0_JTAG_TDI
- =CPU0_JTAG_TDO
- =CPU0_JTAG_TMS
- =CPU0_JTAG_TCK
- =CPU0_JTAG_TRST_L
- =CPU_HRESET_L (Reset given to all processors)

BOM options provided by this page:
- CPU0_PLL0_0/1
- CPU0_PLL1_0/1
- CPU0_PLL2_0/1
- CPU0_PLL3_0/1
- CPU0_PLL4_0/1
- CPU0_PLL5_0/1

These must be selected to set the CPU core to Maxbus frequency ratio to attain the desired spec
- MAXBUS_1V5 - MAXBUS_1V8

One of these must be selected to set the Maxbus voltage
* the MAXBUS_1V5 option does not exist for A7PM
- CPU_A7PM - CPU_A8

One of these must be selected to ensure the the above strap is interpreted correctly



CPU0 PLL CONFIG CIRCUITRY



BUS TYPE SELECT

SIGNAL	TIED	MODE
CPU0_BMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE



A7PM

OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
2.5V INTERFACE	CPU_HRESET_L	OVDD
RESERVED(1.5V)	CPU_HRESET_INV	OVDD

A8

OVDD	BVSEL0	BVSEL1
1.8V INTERFACE	GND	GND
1.5V INTERFACE	OVDD	GND
RESERVED	CPU_HRESET_L	GND
RESERVED	CPU_HRESET_INV	GND
2.5V INTERFACE	GND	OVDD
2.5V INTERFACE	OVDD	OVDD
RESERVED	CPU_HRESET_L	OVDD
RESERVED	CPU_HRESET_INV	OVDD

MAXBUS VSEL



CPU PULLUPS



INTERRUPT PULL-UPS



CPU PULLDOWNS



CPU0 FREQUENCY CONFIGURATION

() Indicates DFS setting supported by A8 only

BOM GROUP	DFS SUPPORT F/2	DFS SUPPORT F/4	PLL BITS 012345	BOM OPTIONS
CPU0_BUSRATIO_1.0X	-	-	001100	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_2.0X	-	-	010000	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_3.0X	-	-	100000	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_4.0X	2.0X	-	101000	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_5.0X	2.5X	-	101100	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_5.5X	(2.75X)	-	100100	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_6.0X	3.0X	-	110100	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_6.5X	(3.25X)	-	010100	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_7.0X	3.5X	-	001000	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_7.5X	(3.75X)	-	000100	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_8.0X	4.0X	2.0X	110000	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_8.5X	(4.25X)	-	011000	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_9.0X	4.5X	(2.25X)	011110	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_9.5X	(4.75X)	-	011100	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_10.0X	5.0X	2.5X	101010	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_10.5X	(5.25X)	-	100010	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_11.0X	5.5X	(2.75X)	100110	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_11.5X	(5.75X)	-	000000	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_12.0X	6.0X	3.0X	101110	CPU0_PLL0_1,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_12.5X	(6.25X)	-	111110	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_13.0X	6.5X	(3.25X)	010110	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_13.5X	(6.75X)	-	111000	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_0,CPU0_PLL5_0
CPU0_BUSRATIO_14.0X	7.0X	3.5X	110010	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_15.0X	7.5X	(3.75X)	000110	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_16.0X	8.0X	4.0X	110110	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_17.0X	8.5X	(4.25X)	000010	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_18.0X	9.0X	4.5X	001010	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_20.0X	10.0X	5.0X	001110	CPU0_PLL0_0,CPU0_PLL1_0,CPU0_PLL2_1,CPU0_PLL3_1,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_21.0X	10.5X	(5.25X)	010010	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_0,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_24.0X	12.0X	6.0X	011010	CPU0_PLL0_0,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0
CPU0_BUSRATIO_28.0X	14.0X	7.0X	111010	CPU0_PLL0_1,CPU0_PLL1_1,CPU0_PLL2_1,CPU0_PLL3_0,CPU0_PLL4_1,CPU0_PLL5_0

A8 Configuration Straps

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 37 OF 115	

Page Notes

Power aliases required by this page:

- =PPVCORE_CPU0

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



VCORE BULK CAPS

35 10 =PPVCORE_CPU0

40 X 1 UF (0402)

C3830 C3831 C3832 C3833 C3834 C3835 C3836 C3837
C3838 C3839 C3840 C3841 C3842 C3843 C3844 C3845
C3846 C3847 C3848 C3849 C3850 C3851 C3852 C3853
C3854 C3855 C3856 C3857 C3858 C3859 C3860 C3861

1UF 10% 6.3V CERM 402

35 10 =PPVCORE_CPU0

24 X 10 UF (0603)

C3800 C3801 C3802 C3803 C3804 C3805 C3806 C3807 C3808 C3809
C3810 C3811 C3812 C3813 C3814 C3815 C3816 C3817 C3818 C3819
C3820 C3821 C3822 C3823

10uF 20% 4V X5R 603

A8 Power (CPU0)

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 38 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
24ΩΩ	THERM	THERM	VCORE_SNS
24ΩΩ	THERM	THERM	VCORE_GNDSNS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0270	1	RES,3.48K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V22
114S0258	1	RES,2.61K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V22
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V28
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V28
114S0276	1	RES,4.02K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V30
114S0254	1	RES,2.43K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V30
114S0246	1	RES,2.0K,1%,1/16W,MF-LF,402,SMD	R3946	CPU0_VCORE_1V33
114S0294	1	RES,6.04K,1%,1/16W,MF-LF,402,SMD	R3944	CPU0_VCORE_1V33

(WITH VCORE OFFSET)

1.5GHZ
1.260V -> 0.940V
(CPU SPEC: 1.220V -> 0.930V)

1.67GHZ
1.320V -> 0.940V
(CPU SPEC: 1.280V -> 0.930V)

1.67GHZ
1.340V -> 0.940V
(CPU SPEC: 1.300V -> 0.930V)

1.67GHZ
1.370V -> 0.940V
(CPU SPEC: 1.330V -> 0.930V)

"Low" and "Mid" States

"High" State

Keep trace fat (1.00-2.54 mm) and short!!

Pullup on =CPU0_VID_AB_SEL will set default mux state to VID_B.

Keep trace fat and short!!

Keep trace fat and short!!

Keep trace fat and short!!

MAX1717 VID CAN TAKE 3.3V TO 5.5V INPUTS

Connect MAX1717 GND pin 13 to GND at bottom-side FET

GROUND SENSE VOLTAGE DIVIDER

This allows for an offset to the ground sense to adjust the output voltage.
VREF = 2.0V WITH A 0.85 SCALE FACTOR, HENCE VOFFSET = 1.7V * (R1//(R1+R2)) AND VCORE = VDAC + VOFFSET.

NOTE: R3945 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

OUTPUT VOLTAGE

VDAC D4=0	VDAC D4=1	D3	D2	D1	D0
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ = Hi/Fast	A/B_ = Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, $V_A = V_B$.

FMAX CONNECTOR

CRITICAL
OMIT
J3999
M-ST-SM-52465-1217

1		12	VCORE_VID<0>
2	VCORE_GNDDIV_TEST	11	VCORE_VID<1>
3	VCORE_GNDSNS_TEST	10	VCORE_VID<2>
4	SYS_RESET_BUTTON_L	9	VCORE_VID<3>
5	SYS_POWER_BUTTON_L	8	VCORE_VID<4>
6	NC (RFU)	7	

CPU VCore Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 39 OF 115	

CPU PLL POWER SUPPLY



AVDD=0.59*(1+R4620/R4621)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0349	1	RES,23.2K,1%,1/16W,MF-LF,402,SMD	R4621	CPU0_AVDD_1V22
114S0346	1	RES,21.5K,1%,1/16W,MF-LF,402,SMD	R4621	CPU0_AVDD_1V28
114S0344	1	RES,20.5K,1%,1/16W,MF-LF,402,SMD	R4621	CPU0_AVDD_1V30
114S0342	1	RES,19.6K,1%,1/16W,MF-LF,402,SMD	R4621	CPU0_AVDD_1V33

CPU AVDD Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE SHT 46 OF 115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE: SPACING	NET_TYPE: PHYSICAL	DIFFERENTIAL_PAIR		
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_R	RAM_CLKDDR_0_P_R	38 39
RAM_CLK_0	RAM_DIFF	RAM_DIFF	RAM_CLK_0_R	RAM_CLKDDR_0_N_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_R	RAM_CLKDDR_1_P_R	38 39
RAM_CLK_1	RAM_DIFF	RAM_DIFF	RAM_CLK_1_R	RAM_CLKDDR_1_N_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_R	RAM_CLKDDR_2_P_R	38 39
RAM_CLK_2	RAM_DIFF	RAM_DIFF	RAM_CLK_2_R	RAM_CLKDDR_2_N_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_R	RAM_CLKDDR_3_P_R	38 39
RAM_CLK_3	RAM_DIFF	RAM_DIFF	RAM_CLK_3_R	RAM_CLKDDR_3_N_R	38 39
RAM_CKE_0	RAM	RAM		RAM_CKE_R<1..0>	38 39
RAM_CKE_1	RAM	RAM		RAM_CKE_R<3..2>	38 39
RAM_CS_0	RAM	RAM		RAM_CS_L_R<1..0>	38 39
RAM_CS_1	RAM	RAM		RAM_CS_L_R<3..2>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_ADDR_R<13..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_BA_R<2..0>	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_RAS_L_R	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_CAS_L_R	38 39
RAM_ADDR_CTL	RAM	RAM		RAM_WE_L_R	38 39
RAM_ODT0	RAM	RAM		RAM_ODT_R<0>	38 39
RAM_ODT1	RAM	RAM		RAM_ODT_R<1>	38 39
RAM_DQS0	RAM	RAM		RAM_DQS_P_R<0>	38 39
RAM_DQS1	RAM	RAM		RAM_DQS_P_R<1>	38 39
RAM_DQS2	RAM	RAM		RAM_DQS_P_R<2>	38 39
RAM_DQS3	RAM	RAM		RAM_DQS_P_R<3>	38 39
RAM_DQS4	RAM	RAM		RAM_DQS_P_R<4>	38 39
RAM_DQS5	RAM	RAM		RAM_DQS_P_R<5>	38 39
RAM_DQS6	RAM	RAM		RAM_DQS_P_R<6>	38 39
RAM_DQS7	RAM	RAM		RAM_DQS_P_R<7>	38 39
RAM_DQM0	RAM	RAM		RAM_DQM_R<0>	38 39
RAM_DQM1	RAM	RAM		RAM_DQM_R<1>	38 39
RAM_DQM2	RAM	RAM		RAM_DQM_R<2>	38 39
RAM_DQM3	RAM	RAM		RAM_DQM_R<3>	38 39
RAM_DQM4	RAM	RAM		RAM_DQM_R<4>	38 39
RAM_DQM5	RAM	RAM		RAM_DQM_R<5>	38 39
RAM_DQM6	RAM	RAM		RAM_DQM_R<6>	38 39
RAM_DQM7	RAM	RAM		RAM_DQM_R<7>	38 39
RAM_DATA_0	RAM	RAM		RAM_DATA_R<7..0>	38 39
RAM_DATA_1	RAM	RAM		RAM_DATA_R<15..8>	38 39
RAM_DATA_2	RAM	RAM		RAM_DATA_R<23..16>	38 39
RAM_DATA_3	RAM	RAM		RAM_DATA_R<31..24>	38 39
RAM_DATA_4	RAM	RAM		RAM_DATA_R<39..32>	38 39
RAM_DATA_5	RAM	RAM		RAM_DATA_R<47..40>	38 39
RAM_DATA_6	RAM	RAM		RAM_DATA_R<55..48>	38 39
RAM_DATA_7	RAM	RAM		RAM_DATA_R<63..56>	38 39

Page Notes

Power aliases required by this page:
- =PP1V8_PWRON_I2_RAM
- =PP1V8_RAM_I2_VREF

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)





I2 Memory Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 47 OF 115	

Main Memory Series Termination

SERIES RESISTORS FOR CONTROL SIGNALS

PINS ARE SWAPPABLE FOR RPAKS RP4800-RP4804



SERIES RESISTORS FOR CLOCKS



SERIES RESISTORS FOR CS / CKE

Do not swap with other RPAKs





ECSETs provided by memory controller.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
I192	RAM_DIFF	RAM_DIFF	RAM_CLK_0	RAM_CLKDDR_0_P
I194	RAM_DIFF	RAM_DIFF	RAM_CLK_0	RAM_CLKDDR_0_N
I195	RAM_DIFF	RAM_DIFF	RAM_CLK_1	RAM_CLKDDR_1_P
I193	RAM_DIFF	RAM_DIFF	RAM_CLK_1	RAM_CLKDDR_1_N
I197	RAM_DIFF	RAM_DIFF	RAM_CLK_2	RAM_CLKDDR_2_P
I199	RAM_DIFF	RAM_DIFF	RAM_CLK_2	RAM_CLKDDR_2_N
I198	RAM_DIFF	RAM_DIFF	RAM_CLK_3	RAM_CLKDDR_3_P
I200	RAM_DIFF	RAM_DIFF	RAM_CLK_4	RAM_CLKDDR_3_N
I205	RAM	RAM		RAM_CKE<3..0>
I204	RAM	RAM		RAM_CS_L<3..0>
I203	RAM	RAM		RAM_ADDR<13..0>
I202	RAM	RAM		RAM_BA<2..0>
I201	RAM	RAM		RAM_RAS_L
I208	RAM	RAM		RAM_CAS_L
I207	RAM	RAM		RAM_WE_L
I259	RAM	RAM		RAM_ODT<1..0>
I209	RAM	RAM		RAM_DQS<7..0>
I206	RAM	RAM		RAM_DQM<7..0>
I210	RAM	RAM		RAM_DATA<63..0>

Memory Series Termination

SYNC_MASTER=MARIAS-NDIFF SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 48 OF 115	

SLOT "A"
UPPER/STD SLOT
FACTORY SLOT



DDR2 VREF
ADD ONE 0.1UF PER SLOT



DDR2 VREF
ONE 0.1UF PER SLOT



DDR2 BYPASS
SLOT "A"



Distribute C502x caps along connector

DDR2 SO-DIMM Slot A

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 50 OF 115	

SLOT "B"
LOWER/REV SLOT
CUSTOMER SLOT



DDR2 VREF
ONE 0.1UF PER SLOT



DDR2 BYPASS
SLOT "B"



Distribute C522x caps along connector

DDR2 SO-DIMM Slot B

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	52	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR		
FB_A_CLK_0	RAM_DIFF	RAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_P_R	40
(provided above)	RAM_DIFF	RAM_DIFF	FB_A_CLK_0_R	FB_A_CLKDDR_0_N_R	40
FB_A_CLK_1	RAM_DIFF	RAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_P_R	40
(provided above)	RAM_DIFF	RAM_DIFF	FB_A_CLK_1_R	FB_A_CLKDDR_1_N_R	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_CKE_R	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_CS_L_R	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_ADDR_R<12..0>	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_BA_R<2..0>	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_RAS_L_R	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_CAS_L_R	40
FB_A_ADDR_CTL	RAM	RAM		FB_A_WE_L_R	40
FB_A_DQS0	RAM	RAM		FB_A_DQS_R<0>	40
FB_A_DQS1	RAM	RAM		FB_A_DQS_R<1>	40
FB_A_DQS2	RAM	RAM		FB_A_DQS_R<2>	40
FB_A_DQS3	RAM	RAM		FB_A_DQS_R<3>	40
FB_A_DQS4	RAM	RAM		FB_A_DQS_R<4>	40
FB_A_DQS5	RAM	RAM		FB_A_DQS_R<5>	40
FB_A_DQS6	RAM	RAM		FB_A_DQS_R<6>	40
FB_A_DQS7	RAM	RAM		FB_A_DQS_R<7>	40
FB_A_DQM0	RAM	RAM		FB_A_DQM_R<0>	40
FB_A_DQM1	RAM	RAM		FB_A_DQM_R<1>	40
FB_A_DQM2	RAM	RAM		FB_A_DQM_R<2>	40
FB_A_DQM3	RAM	RAM		FB_A_DQM_R<3>	40
FB_A_DQM4	RAM	RAM		FB_A_DQM_R<4>	40
FB_A_DQM5	RAM	RAM		FB_A_DQM_R<5>	40
FB_A_DQM6	RAM	RAM		FB_A_DQM_R<6>	40
FB_A_DQM7	RAM	RAM		FB_A_DQM_R<7>	40
FB_A_DQ0	RAM	RAM		FB_A_DQ_R<7..0>	40
FB_A_DQ1	RAM	RAM		FB_A_DQ_R<15..8>	40
FB_A_DQ2	RAM	RAM		FB_A_DQ_R<23..16>	40
FB_A_DQ3	RAM	RAM		FB_A_DQ_R<31..24>	40
FB_A_DQ4	RAM	RAM		FB_A_DQ_R<39..32>	40
FB_A_DQ5	RAM	RAM		FB_A_DQ_R<47..40>	40
FB_A_DQ6	RAM	RAM		FB_A_DQ_R<55..48>	40
FB_A_DQ7	RAM	RAM		FB_A_DQ_R<63..56>	40

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR		
FB_B_CLK_0	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_P_R	40
(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_0_R	FB_B_CLKDDR_0_N_R	40
FB_B_CLK_1	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_P_R	40
(provided above)	RAM_DIFF	RAM_DIFF	FB_B_CLK_1_R	FB_B_CLKDDR_1_N_R	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_CKE_R	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_CS_L_R	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_ADDR_R<12..0>	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_BA_R<2..0>	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_RAS_L_R	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_CAS_L_R	40
FB_B_ADDR_CTL	RAM	RAM		FB_B_WE_L_R	40
FB_B_DQS0	RAM	RAM		FB_B_DQS_R<0>	40
FB_B_DQS1	RAM	RAM		FB_B_DQS_R<1>	40
FB_B_DQS2	RAM	RAM		FB_B_DQS_R<2>	40
FB_B_DQS3	RAM	RAM		FB_B_DQS_R<3>	40
FB_B_DQS4	RAM	RAM		FB_B_DQS_R<4>	40
FB_B_DQS5	RAM	RAM		FB_B_DQS_R<5>	40
FB_B_DQS6	RAM	RAM		FB_B_DQS_R<6>	40
FB_B_DQS7	RAM	RAM		FB_B_DQS_R<7>	40
FB_B_DQM0	RAM	RAM		FB_B_DQM_R<0>	40
FB_B_DQM1	RAM	RAM		FB_B_DQM_R<1>	40
FB_B_DQM2	RAM	RAM		FB_B_DQM_R<2>	40
FB_B_DQM3	RAM	RAM		FB_B_DQM_R<3>	40
FB_B_DQM4	RAM	RAM		FB_B_DQM_R<4>	40
FB_B_DQM5	RAM	RAM		FB_B_DQM_R<5>	40
FB_B_DQM6	RAM	RAM		FB_B_DQM_R<6>	40
FB_B_DQM7	RAM	RAM		FB_B_DQM_R<7>	40
FB_B_DQ0	RAM	RAM		FB_B_DQ_R<7..0>	40
FB_B_DQ1	RAM	RAM		FB_B_DQ_R<15..8>	40
FB_B_DQ2	RAM	RAM		FB_B_DQ_R<23..16>	40
FB_B_DQ3	RAM	RAM		FB_B_DQ_R<31..24>	40
FB_B_DQ4	RAM	RAM		FB_B_DQ_R<39..32>	40
FB_B_DQ5	RAM	RAM		FB_B_DQ_R<47..40>	40
FB_B_DQ6	RAM	RAM		FB_B_DQ_R<55..48>	40
FB_B_DQ7	RAM	RAM		FB_B_DQ_R<63..56>	40

M11 Frame Buffer Constraints

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	55	115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
AGP_CLK	CLOCK	CLOCK	
I2_AGP_FBCLK	I2_FBCLK	I2_FBCLK	
	I2_FBCLK	I2_FBCLK	
AGP_AD_0	AGP	AGP	
AGP_AD_1	AGP	AGP	
AGP_AD_0	AGP	AGP	
AGP_AD_1	AGP	AGP	
AGP_AD_STB_0	AGP_STB	AGP_STB	AGP_AD_STB0
AGP_AD_STB_0	AGP_STB	AGP_STB	AGP_AD_STB0
AGP_AD_STB_1	AGP_STB	AGP_STB	AGP_AD_STB1
AGP_AD_STB_1	AGP_STB	AGP_STB	AGP_AD_STB1
AGP_SBA	AGP	AGP	
AGP_SB_STB	AGP_STB	AGP_STB	AGP_SB_STB
AGP_SB_STB	AGP_STB	AGP_STB	AGP_SB_STB
AGP_ST	AGP	AGP	
AGP_CTL	AGP	AGP	
AGP_CTL	AGP	AGP	
AGP_CTL	AGP	AGP	
AGP_CTL	AGP	AGP	
AGP_CTL	AGP	AGP	
AGP_PAR	AGP	AGP	
AGP_DEV_CTL	AGP	AGP	
AGP_DEV_CTL	AGP	AGP	
AGP_DEV_CTL	AGP	AGP	
	AGP	AGP	
	AGP	AGP	

AGP_CLK66M_GPU_R	11 43
I2_AGP_FBCLK_OUT_R	43
I2_AGP_FBCLK_OUT	21 43
AGP_AD<15..0>	43 44
AGP_AD<31..16>	43 44
AGP_CBE_L<1..0>	43 44
AGP_CBE_L<3..2>	43 44
AGP_AD_STB0_P	43 44
AGP_AD_STB0_N	43 44
AGP_AD_STB1_P	43 44
AGP_AD_STB1_N	43 44
AGP_SBA<7..0>	43 44
AGP_SB_STB_P	43 44
AGP_SB_STB_N	43 44
AGP_ST<3..0>	43 44
AGP_FRAME_L	6 43 44
AGP_DEVSEL_L	6 43 44
AGP_IRDY_L	6 43 44
AGP_TRDY_L	6 43 44
AGP_STOP_L	6 43 44
AGP_PAR	43 44
AGP_PIPE_L	43
AGP_WBF_L	43 44
AGP_RBF_L	6 43 44
AGP_REQ_L	6 43 44
AGP_GNT_L	6 43 44

Page Notes

Power aliases required by this page:
- =PP3V3_AGP
- =PP1V5_AGP
- =PP1V5_I2_AGP

Signal aliases required by this page:
- =I2_AGP_VREF - VRef from graphics card or on-board graphics controller
- =I2_AGP_FBCLK_IN - AGP feedback clock input. Length should match that of clock from I2 to AGP device.

BOM options provided by this page:
(NONE)

NOTE: I2 implements an AGP 4x bridge. AGP 8x signals are not provided by this page.

AGP I/O DECOUPLING

(25 Balls on I2)

10 =PP1V5_I2_AGP

C5649 10UF 20% 6.3V X5R 603

C5650–C5674 1uF 10% 6.3V CERM 402

1 X 10uF (0603)
25 X 1uF (0402)

47 44 43 10 =PP1V5_AGP

R5600 60.4 1% 1/16W MF-LF 402

11 =I2_AGP_VREF

I2_AGP_PVTREF

21 =I2_AGP_FBCLK_IN

OMIT

U2100
I2
BGA
AGP INTERFACE
(9 of 14)

(3.3V SIGNALS)

(VDDAGP SIGNALS)

44 43 AGP_BUSY_L	AP19	AGP_BUSY_L	AGP_CLK_H	AH19	AGP_CLK66M_GPU_R 11 43
44 43 6 AGP_REQ_L	AR19	AGP_REQ_L	AGP_STP_L	AT21	STOP_AGP_L 43 44
44 43 AGP_PAR	AT15	AGP_PAR_H	AGP_GNT_L	AL16	AGP_GNT_L 6 43 44
44 43 6 AGP_FRAME_L	AK16	AGP_FRAME_L	AGP_AD_00_H	AP6	AGP_AD<0> 43 44
44 43 6 AGP_TRDY_L	AM16	AGP_TRDY_L	AGP_AD_01_H	AP4	AGP_AD<1> 43 44
44 43 6 AGP_IRDY_L	AR15	AGP_IRDY_L	AGP_AD_02_H	AR4	AGP_AD<2> 43 44
44 43 6 AGP_STOP_L	AT14	AGP_STOP_L	AGP_AD_03_H	AT5	AGP_AD<3> 43 44
44 43 6 AGP_DEVSEL_L	AP15	AGP_DEVSEL_L	AGP_AD_04_H	AN7	AGP_AD<4> 43 44
43 AGP_PIPE_L	AN19	AGP_PIPE_L	AGP_AD_05_H	AL13	AGP_AD<5> 43 44
44 43 AGP_WBF_L	AT18	AGP_WBF_L	AGP_AD_06_H	AR6	AGP_AD<6> 43 44
44 43 6 AGP_RBF_L	AM19	AGP_RBF_L	AGP_AD_07_H	AT6	AGP_AD<7> 43 44
			AGP_CBE_0_L	AT3	AGP_CBE_L<0> 43 44
44 43 AGP_SBA<0>	AL18	AGP_SBA_0_H	AGP_AD_08_H	AN9	AGP_AD<8> 43 44
44 43 AGP_SBA<1>	AR18	AGP_SBA_1_H	AGP_AD_09_H	AP7	AGP_AD<9> 43 44
44 43 AGP_SBA<2>	AP18	AGP_SBA_2_H	AGP_AD_10_H	AR7	AGP_AD<10> 43 44
44 43 AGP_SBA<3>	AN18	AGP_SBA_3_H	AGP_AD_11_H	AT7	AGP_AD<11> 43 44
44 43 AGP_SBA<4>	AM18	AGP_SBA_4_H	AGP_AD_12_H	AN10	AGP_AD<12> 43 44
44 43 AGP_SBA<5>	AK18	AGP_SBA_5_H	AGP_AD_13_H	AR9	AGP_AD<13> 43 44
44 43 AGP_SBA<6>	AT16	AGP_SBA_6_H	AGP_AD_14_H	AT8	AGP_AD<14> 43 44
44 43 AGP_SBA<7>	AT17	AGP_SBA_7_H	AGP_AD_15_H	AT9	AGP_AD<15> 43 44
			AGP_CBE_1_L	AP9	AGP_CBE_L<1> 43 44
44 43 AGP_SB_STB_P	AH16	AGP_SB_STB_P	AGP_AD_STB0_P	AH9	AGP_AD_STB0_P 43 44
44 43 AGP_SB_STB_N	AJ16	AGP_SB_STB_N	AGP_AD_STB0_N	AJ9	AGP_AD_STB0_N 43 44
	AD15	VDDAGP_0	AGP_AD_16_H	AM12	AGP_AD<16> 43 44
	AD17	VDDAGP_1	AGP_AD_17_H	AP10	AGP_AD<17> 43 44
	AD19	VDDAGP_2	AGP_AD_18_H	AN12	AGP_AD<18> 43 44
	AE13	VDDAGP_3	AGP_AD_19_H	AT10	AGP_AD<19> 43 44
	AE16	VDDAGP_4	AGP_AD_20_H	AR15	AGP_AD<20> 43 44
	AE18	VDDAGP_5	AGP_AD_21_H	AM13	AGP_AD<21> 43 44
	AF14	VDDAGP_6	AGP_AD_22_H	AP12	AGP_AD<22> 43 44
	AG13	VDDAGP_7	AGP_AD_23_H	AT11	AGP_AD<23> 43 44
	AG16	VDDAGP_8	AGP_CBE_2_L	AR10	AGP_CBE_L<2> 43 44
	AH11	VDDAGP_9			
	AH13	VDDAGP_10	AGP_AD_24_H	AL15	AGP_AD<24> 43 44
	AL11	VDDAGP_11	AGP_AD_25_H	AN13	AGP_AD<25> 43 44
	AL12	VDDAGP_12	AGP_AD_26_H	AR12	AGP_AD<26> 43 44
	AL14	VDDAGP_13	AGP_AD_27_H	AT12	AGP_AD<27> 43 44
	AL17	VDDAGP_14	AGP_AD_28_H	AR13	AGP_AD<28> 43 44
	AL20	VDDAGP_15	AGP_AD_29_H	AT13	AGP_AD<29> 43 44
	AL8	VDDAGP_16	AGP_AD_30_H	AM15	AGP_AD<30> 43 44
	AL9	VDDAGP_17	AGP_AD_31_H	AN15	AGP_AD<31> 43 44
	AP11	VDDAGP_18	AGP_CBE_3_L	AP13	AGP_CBE_L<3> 43 44
	AP14	VDDAGP_19			
	AP17	VDDAGP_20	AGP_AD_STB1_P	AK13	AGP_AD_STB1_P 43 44
	AP20	VDDAGP_21	AGP_AD_STB1_N	AJ13	AGP_AD_STB1_N 43 44
	AP3	VDDAGP_22			
	AP5	VDDAGP_23	AGP_ST_0_H	AR16	AGP_ST<0> 43 44
	AP8	VDDAGP_24	AGP_ST_1_H	AN16	AGP_ST<1> 43 44
			AGP_ST_2_H	AP16	AGP_ST<2> 43 44
	AD18	AGP_VREF_0_H			
	AJ18	AGP_PVTREF_H			
	AH10	AGP_FB_CLK_IN_H	AGP_FBCLK_OUT_H	AM9	I2_AGP_FBCLK_OUT_R 43

1.5V IN 1.5V OUT

R5605 22 5% 1/16W MF-LF 402

I2_AGP_FBCLK_OUT_R — I2_AGP_FBCLK_OUT 21 43

One resistor for each of:
- AGP_RBF_L
- AGP_GNT_L
- AGP_FRAME_L
- AGP_REQ_L
- AGP_STOP_L
- AGP_DEVSEL_L
- AGP_IRDY_L
- AGP_TRDY_L

AGP PULL-UPS/PULL DOWNS

44 10 =PP3V3_AGP

44 43 AGP_BUSY_L	R5610 10K 5% 1/16W MF-LF 402	
44 43 STOP_AGP_L	R5611 10K 5% 1/16W MF-LF 402	
44 22 AGP_INT_L	R5620 10K 5% 1/16W MF-LF 402	

47 44 43 10 =PP1V5_AGP

6 =RP5610P4	RP5610 10K 5% 1/16W SM-LF	4 5
6 =RP5610P2	RP5610 10K 5% 1/16W SM-LF	2 7
6 =RP5610P3	RP5610 10K 5% 1/16W SM-LF	3 6
6 =RP5611P2	RP5611 10K 5% 1/16W SM-LF	2 7
6 =RP5611P3	RP5611 10K 5% 1/16W SM-LF	3 6
6 =RP5611P4	RP5611 10K 5% 1/16W SM-LF	4 5
6 =RP5611P1	RP5611 10K 5% 1/16W SM-LF	1 8
6 =RP5610P1	RP5610 10K 5% 1/16W SM-LF	1 8
44 43 AGP_WBF_L	R5612 10K 5% 1/16W MF-LF 402	
43 AGP_PIPE_L	R5613 10K 5% 1/16W MF-LF 402	
44 43 AGP_AD_STB0_P	R5614 10K 5% 1/16W MF-LF 402	
44 43 AGP_AD_STB1_P	R5615 10K 5% 1/16W MF-LF 402	
44 43 AGP_SB_STB_P	R5616 10K 5% 1/16W MF-LF 402	
44 43 AGP_AD_STB0_N	R5617 10K 5% 1/16W MF-LF 402	
44 43 AGP_AD_STB1_N	R5618 10K 5% 1/16W MF-LF 402	
44 43 AGP_SB_STB_N	R5619 10K 5% 1/16W MF-LF 402	

I2 AGP Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 56 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
L72B	CLOCK	CLOCK	

AGP_CLK66M_GPU 11 44

Page Notes

Power aliases required by this page:
- =PP3V3_AGP
- =PP1V5_AGP

Signal aliases required by this page:
- =AGP_VREF - VRef divider output for both GPU and NB
- =AGP_GPU_RESET_L - Active low reset for GPU

BOM options provided by this page:
(NONE)

NOTE: AGP 8x signals are not provided by this page.

OMIT
CRITICAL

U5700
BGA
M11P
(1 OF 8)

AGP/PCI INTERFACE

43 AGP_AD<0>	H29	AD_0	
43 AGP_AD<1>	H28	AD_1	
43 AGP_AD<2>	J29	AD_2	
43 AGP_AD<3>	J28	AD_3	
43 AGP_AD<4>	K29	AD_4	
43 AGP_AD<5>	K28	AD_5	
43 AGP_AD<6>	L29	AD_6	
43 AGP_AD<7>	L28	AD_7	
43 AGP_AD<8>	N28	AD_8	
43 AGP_AD<9>	P29	AD_9	
43 AGP_AD<10>	P28	AD_10	
43 AGP_AD<11>	R29	AD_11	
43 AGP_AD<12>	R28	AD_12	
43 AGP_AD<13>	T29	AD_13	
43 AGP_AD<14>	T28	AD_14	
43 AGP_AD<15>	U29	AD_15	
43 AGP_AD<16>	N25	AD_16	
43 AGP_AD<17>	R26	AD_17	
43 AGP_AD<18>	P25	AD_18	
43 AGP_AD<19>	R27	AD_19	
43 AGP_AD<20>	R25	AD_20	
43 AGP_AD<21>	T25	AD_21	
43 AGP_AD<22>	T26	AD_22	
43 AGP_AD<23>	U25	AD_23	
43 AGP_AD<24>	V27	AD_24	
43 AGP_AD<25>	W26	AD_25	
43 AGP_AD<26>	W25	AD_26	
43 AGP_AD<27>	Y26	AD_27	
43 AGP_AD<28>	Y25	AD_28	
43 AGP_AD<29>	AA26	AD_29	
43 AGP_AD<30>	AA25	AD_30	
43 AGP_AD<31>	AA27	AD_31	

AGP ONLY

ATI_DBI_HI_PU	AB25	DBI_HI	
ATI_DBI_LO_PU	AB26	DBI_LO	AGP 8X
AGP8X_DET_PU	AC25	AGP8X_DET*	
43 AGP_SBA<0>	AD28	SBA_0	
43 AGP_SBA<1>	AD29	SBA_1	
43 AGP_SBA<2>	AC28	SBA_2	
43 AGP_SBA<3>	AC29	SBA_3	
43 AGP_SBA<4>	AA28	SBA_4	
43 AGP_SBA<5>	AA29	SBA_5	
43 AGP_SBA<6>	Y28	SBA_6	
43 AGP_SBA<7>	Y29	SBA_7	
GPU_AGPTEST	M27	AGPTEST	

PCICLK	AG30	AGP_CLK66M_GPU	11 44
RST*	AG28	AGP_ATI_RESET_L	
INTA*	AE26	AGP_INT_L	22 43
GNT*	AD26	AGP_GNT_L	6 43
REQ*	AF28	AGP_REQ_L	6 43
FRAME*	W28	AGP_FRAME_L	6 43
TRDY*	V28	AGP_TRDY_L	6 43
IRDY*	W29	AGP_IRDY_L	6 43
DEVSEL*	V29	AGP_DEVSEL_L	6 43
STOP*	N26	AGP_STOP_L	6 43
PAR	M25	AGP_PAR	43
C_BE_0*	N29	AGP_CBE_L<0>	43
C_BE_1*	U28	AGP_CBE_L<1>	43
C_BE_2*	P26	AGP_CBE_L<2>	43
C_BE_3*	U26	AGP_CBE_L<3>	43
RBF*	AE29	AGP_RBF_L	6 43
WBF*	AC26	AGP_WBF_L	43
ST_0	AF29	AGP_ST<0>	43
ST_1	AD27	AGP_ST<1>	43
ST_2	AE28	AGP_ST<2>	43
SB_STBF	AB29	AGP_SB_STB_P	43
SB_STBS	AB28	AGP_SB_STB_N	43
AD_STBF_0	M28	AGP_AD_STB0_P	43
AD_STBS_0	M29	AGP_AD_STB0_N	43
AD_STBF_1	V25	AGP_AD_STB1_P	43
AD_STBS_1	V26	AGP_AD_STB1_N	43
AGPREF	M26	=GPU_AGP_VREF	11
STP_AGP*	AH30	STOP_AGP_L	43
AGP_BUSY*	AH29	AGP_BUSY_L	43
SUS_STAT*	AG26	AGP_SUS_STAT_L_PU	

R5700
47
5%
1/16W
MF-LF
402

11 =AGP_GPU_RESET_L

44 43 10 =PP3V3_AGP

R5720 1
10K
5%
1/16W
MF-LF
402 2

R5725 1
47K
5%
1/16W
MF-LF
402 2

1 R5726
47K
5%
1/16W
MF-LF
2 402

47 44 43 10 =PP1V5_AGP

R5721 1
47
5%
1/16W
MF-LF
402 2

1 R5722
20K
5%
1/16W
MF-LF
2 402

47 44 43 10 =PP1V5_AGP

CONNECT TO GPU AGP REF
CAN ALSO CONNECT TO NB
IF CHIPS ARE CO-LOCATED

1 R5730
1K
1%
1/16W
MF-LF
2 402

11 =AGP_VREF

C5732 1
0.1uF
10%
16V
X5R
2 402

1 C5731
0.1uF
10%
16V
X5R
2 402

1 R5731
1K
1%
1/16W
MF-LF
2 402

PLACE C5731 AT GPU
PLACE C5732 AT NB
PLACE RESISTORS MIDWAY BETWEEN

GPU (M11) AGP Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 57 OF 115	

Page Notes

Power aliases required by this page:
- =PPVIN_LTC1778_GPU
- =PP5V_PWRON_LTC1778_GPU_EXTVCC
- =PPVCORE_GPU_REG

Signal aliases required by this page:
- =GPUVCORE_PGOOD - Active high Power Good signal for power sequencing

BOM options provided by this page:
- GPU_PWRPLAY

NOTE: Implements "Power Miser" feature for ATI GPUs

GPU VCORE SUPPLY



WHEN VCORE_CNTL HIGH => 1.307V
1.307V = 0.8V * (1 + Ra*(Rc+Rb) / (Rc*Rb))

WHEN VCORE_CNTL LOW => 1.054V
1.054V = 0.8V * (1 + Ra / Rb)

GPU VCore Supply

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 58 OF 115	

Page Notes

Power aliases required by this page:
- =PP1V5_GPU_VDD15
- =PP1VR1V3_GPU_VCORE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GPU VCORE - 1.3V/1.05V

Internal I/O - 1.3V/1.05V



Internal I/O - 1.5V

GPU (M11) Core Power

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE SHT 59 OF 115

Page Notes

Power aliases required by this page:
- =PP1V8R2V5_GPU_FB_VIO
- =PP3V3_GPU_VDDR3
- =PP1V5_GPU_DVO
- =PP1V8_GPU_DVO
- =PP1V5R3V3_DVO_VREF
- =PP1V8_GPU_PANEL_IO
- =PP1V8_GPU_LVDS_PLL
- =PP2V5_GPU_LVDS_IO
- =PP2V5_GPU_LVDS_IO
- =PP1V5_AGP

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- DVO_1V5
- DVO_1V8
- GPU_LVDDR_2V5
- GPU_LVDDR_2V8

NOTE: Implements a low-swing DVO bus only

OMIT
CRITICAL
U5700
M11P
BGA
(7 OF 8)

MEMORY I/O - 1.8V/2.5V

L6050
FERR-220-OHM
0805
=PP1V8R2V5_GPU_FB_VIO (1200mA)
PP1V8R2V5_GPU_FB_VIO
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

C6050 10UF 20% 6.3V X5R 603
C6051 10UF 20% 6.3V X5R 603
C6052 0.1uF 20% 10V CERM 402
C6053 0.1uF 20% 10V CERM 402
C6054 0.1uF 20% 10V CERM 402
C6055 0.1uF 20% 10V CERM 402
C6056 0.1uF 20% 10V CERM 402
C6057 0.1uF 20% 10V CERM 402
C6058 0.1uF 20% 10V CERM 402
C6059 0.1uF 20% 10V CERM 402
C6060 0.1uF 20% 10V CERM 402
C6061 0.1uF 20% 10V CERM 402
C6062 0.01uF 20% 16V CERM 402
C6063 0.01uF 20% 16V CERM 402
C6064 0.01uF 20% 16V CERM 402
C6065 10UF 20% 6.3V X5R 603
C6066 10UF 20% 6.3V X5R 603
C6067 0.1uF 20% 10V CERM 402
C6068 0.1uF 20% 10V CERM 402
C6069 0.1uF 20% 10V CERM 402
C6070 0.1uF 20% 10V CERM 402
C6071 0.1uF 20% 10V CERM 402
C6072 0.1uF 20% 10V CERM 402
C6073 0.1uF 20% 10V CERM 402
C6074 0.1uF 20% 10V CERM 402
C6075 0.1uF 20% 10V CERM 402
C6076 0.1uF 20% 10V CERM 402
C6077 0.01uF 20% 16V CERM 402
C6078 0.01uF 20% 16V CERM 402
C6079 0.01uF 20% 16V CERM 402
C6080 10UF 20% 6.3V X5R 603
C6081 10UF 20% 6.3V X5R 603
C6082 0.1uF 20% 10V CERM 402
C6083 0.1uF 20% 10V CERM 402
C6084 0.1uF 20% 10V CERM 402
C6085 0.1uF 20% 10V CERM 402
C6086 0.1uF 20% 10V CERM 402
C6087 0.1uF 20% 10V CERM 402
C6088 0.1uF 20% 10V CERM 402
C6089 0.1uF 20% 10V CERM 402
C6090 0.1uF 20% 10V CERM 402
C6091 0.1uF 20% 10V CERM 402
C6092 0.01uF 20% 16V CERM 402
C6093 0.01uF 20% 16V CERM 402
C6094 0.01uF 20% 16V CERM 402

VDDR1
A15 A21 A28 A3 A9 AA1 AA4 AA7 AA8 AD4 B1 B30 D11 D13 D14 D17 D19 D20 D23 D26 D5 D8 E27 F4 G10 G13 G15 G19 G22 G27 G7 H10 H13 H15 H17 H19 H22 J1 J23 J24 J4 J7 J8 L27 L8 M4 N4 N7 N8 R1 R4 T4 T7 T8 V4 V7 V8

GPIO - 3.3V

=PP3V3_GPU_VDDR3
L6000
FERR-10-OHM-500MA
PP3V3_GPU_VDDR3
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.25 mm
SM

VDDR3 AC19 AC21 AC22 AC8 AD19 AD21 AD22 AD7
C6000 10UF 20% 6.3V X5R 603
C6001 0.1uF 20% 10V CERM 402
C6002 0.1uF 20% 10V CERM 402
C6003 0.1uF 20% 10V CERM 402
C6004 0.1uF 20% 10V CERM 402
C6005 0.1uF 20% 10V CERM 402
C6006 0.1uF 20% 10V CERM 402

(Max Current varies, depends on usage)

DVO I/O (EXT.TMDS) - 1.5V/1.8V

VDDR4 AC10 AC9 AD10 AD9 AG7
C6010 10UF 20% 6.3V X5R 603
C6011 0.1uF 20% 10V CERM 402
C6012 0.1uF 20% 10V CERM 402
C6013 0.1uF 20% 10V CERM 402
C6014 0.1uF 20% 10V CERM 402
C6015 0.1uF 20% 10V CERM 402

PP1V5R3V3_GPU_VDDR4
MAKE_BASE=TRUE
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.25 mm

=PP1V8_GPU_DVO
DVO_1V8
L6010
FERR-10-OHM-500MA
SM

=PP1V5_GPU_DVO
DVO_1V5
L6011
FERR-10-OHM-500MA
SM

=PP1V5R3V3_DVO_VREF

AGP 4X I/O - 1.5V

=PP1V5_AGP
L6020
FERR-10-OHM-500MA
SM
PP1V5_GPU_AGP (20mA)
VOLTAGE=1.5V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

VDDP AA23 AA24 AB30 AC23 AC27 AE30 AF27 J30 M23 M24 N30 P23 P27 T23 T24 T30 U27 V23 V24 W30 Y27
C6020 0.1uF 20% 10V CERM 402
C6021 0.1uF 20% 10V CERM 402
C6022 0.1uF 20% 10V CERM 402
C6023 0.1uF 20% 10V CERM 402
C6024 10UF 20% 6.3V X5R 603
C6025 0.01uF 20% 16V CERM 402
C6026 0.01uF 20% 16V CERM 402
C6027 0.01uF 20% 16V CERM 402
C6028 0.01uF 20% 16V CERM 402
C6029 0.01uF 20% 16V CERM 402
C6030 0.1uF 20% 10V CERM 402
C6031 0.1uF 20% 10V CERM 402
C6032 0.1uF 20% 10V CERM 402
C6033 0.1uF 20% 10V CERM 402

=PP1V8_GPU_LVDS_PLL
L6048
FERR-220-OHM
0402
(40mA)
PP1V8_GPU_LVDS_PLL
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.25 mm

C6048 10UF 20% 6.3V X5R 603
C6049 0.01uF 20% 16V CERM 402

LVDS PLL - 1.8V

L6043
FERR-220-OHM
0402
=PP1V8_GPU_PANEL_IO
PP1V8_GPU_PANEL_IO
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm
ALSO TXVDDR

LVDS I/O - 1.8V (180mA)

LPVDD AJ20
LVDDR_18_0 AE15
LVDDR_18_1 AF21
LVDDR_25_0 AE17
LVDDR_25_1 AE20

C6043 10UF 20% 6.3V X5R 603
C6044 0.1uF 20% 10V CERM 402
C6045 0.1uF 20% 10V CERM 402
C6046 0.01uF 20% 16V CERM 402
C6047 0.01uF 20% 16V CERM 402

=PP2V5_GPU_LVDS_IO
GPU_LVDDR_2V5
L6040
FERR-10-OHM-500MA
SM
(350mA)
PP2V5R2V8_GPU_LVDS_IO
VOLTAGE=2.8V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm
=PP2V8_GPU_LVDS_IO
GPU_LVDDR_2V8
L6041
FERR-10-OHM-500MA
SM

C6040 10UF 20% 6.3V X5R 603
C6041 0.01uF 20% 16V CERM 402
C6042 0.01uF 20% 16V CERM 402

LVDS I/O - 2.5V/2.8V

VDDRH1 N6
VDDRH0 F18
VSSRH0 F19
VSSRH1 M6
C6095 10UF 20% 6.3V X5R 603
C6096 0.01uF 20% 16V CERM 402
C6097 0.01uF 20% 16V CERM 402

L6095
FERR-220-OHM
0402
PP1V8_GPU_VDD_MEM_CLK
VOLTAGE=1.8V
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.25 mm

GPU (M11) I/O Power
SYNC_MASTER=MARIAS
SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE
SHT 60 OF 115

Page Notes

Power aliases required by this page:
- =PP1V8R2V5_GPU_FB_VIO
- =PP1V8_GPU_MEMVMODE

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- GPU_MEMIO_1V8
- GPU_MEMIO_2V5

U5700 M11P BGA (4 OF 8) — MEMORY INTERFACE A

OMIT CRITICAL

L25	DQA_0	MAA_0	E22	FB_A_ADDR_R<11..0>	42 48
L26	DQA_1	MAA_1	B22		
K25	DQA_2	MAA_2	B23		
K26	DQA_3	MAA_3	B24		
J26	DQA_4	MAA_4	C23		
H25	DQA_5	MAA_5	C22		
H26	DQA_6	MAA_6	F22		
G26	DQA_7	MAA_7	F21		
G30	DQA_8	MAA_8	C21		
D29	DQA_9	MAA_9	A24		
D28	DQA_10	MAA_10	C24		
E28	DQA_11	MAA_11	A25		
E29	DQA_12	MAA_12	E21	FB_A_BA_R<1..0>	42 48
G29	DQA_13	MAA_13	B20		
G28	DQA_14	MAA_14	C19	NC	
F28	DQA_15				
G25	DQA_16	DQMA_0*	J25	FB_A_DQM_R<7..0>	42 48
F26	DQA_17	DQMA_1*	F29		
E26	DQA_18	DQMA_2*	E25		
F25	DQA_19	DQMA_3*	A27		
E24	DQA_20	DQMA_4*	F15		
F23	DQA_21	DQMA_5*	C15		
E23	DQA_22	DQMA_6*	C11		
D22	DQA_23	DQMA_7*	E11		
B29	DQA_24				
C29	DQA_25	QSA_0	J27	FB_A_DQS_R<7..0>	42 48
C25	DQA_26	QSA_1	F30		
C27	DQA_27	QSA_2	F24		
B28	DQA_28	QSA_3	B27		
B25	DQA_29	QSA_4	E16		
C26	DQA_30	QSA_5	B16		
B26	DQA_31	QSA_6	B11		
F17	DQA_32	QSA_7	F10		
E17	DQA_33				
D16	DQA_34				
F16	DQA_35				
E15	DQA_36				
F14	DQA_37				
E14	DQA_38				
F13	DQA_39				
C17	DQA_40				
B18	DQA_41				
B17	DQA_42				
B15	DQA_43				
C13	DQA_44				
B14	DQA_45	CLKA0	B21	FB_A_CLKDDR_0_P_R	42 48
C14	DQA_46	CLKA0*	C20	FB_A_CLKDDR_0_N_R	42 48
C16	DQA_47	CLKA1	C18	FB_A_CLKDDR_1_P_R	42 48
A13	DQA_48	CLKA1*	A18	FB_A_CLKDDR_1_N_R	42 48
A12	DQA_49				
C12	DQA_50	CKEA	B19	FB_A_CKE_R	42 48
B12	DQA_51	RASA*	A19	FB_A_RAS_L_R	42 48
C10	DQA_52	CASA*	E18	FB_A_CAS_L_R	42 48
C9	DQA_53				
B9	DQA_54	WEA*	E19	FB_A_WE_L_R	42 48
B10	DQA_55				
E13	DQA_56	CSA_0*	E20	FB_A_CS_L_R	42 48
E12	DQA_57	CSA_1*	F20	NC	
E10	DQA_58				
F12	DQA_59				
F11	DQA_60				
E9	DQA_61				
F9	DQA_62				
F8	DQA_63				
B7	MVREFD				
B8	MVREFS	DIMA_0	D30	NC	
		DIMA_1	B13	NC	

U5700 M11P BGA (5 OF 8) — MEMORY INTERFACE B

OMIT CRITICAL

D7	DQB_0	MAB_0	N5	FB_B_ADDR_R<11..0>	42 48
F7	DQB_1	MAB_1	M1		
E7	DQB_2	MAB_2	M3		
G6	DQB_3	MAB_3	L3		
G5	DQB_4	MAB_4	L2		
F5	DQB_5	MAB_5	M2		
E5	DQB_6	MAB_6	M5		
C4	DQB_7	MAB_7	P6		
B5	DQB_8	MAB_8	N3		
C5	DQB_9	MAB_9	K2		
A4	DQB_10	MAB_10	K3		
B4	DQB_11	MAB_11	J2		
C2	DQB_12	MAB_12	P5	FB_B_BA_R<1..0>	42 48
D3	DQB_13	MAB_13	P3		
D1	DQB_14	MAB_14	P2	NC	
D2	DQB_15				
G4	DQB_16	DQMB_0*	E6	FB_B_DQM_R<7..0>	42 48
H6	DQB_17	DQMB_1*	B2		
H5	DQB_18	DQMB_2*	J5		
J6	DQB_19	DQMB_3*	G3		
K5	DQB_20	DQMB_4*	W6		
K4	DQB_21	DQMB_5*	W2		
L6	DQB_22	DQMB_6*	AC6		
L5	DQB_23	DQMB_7*	AD2		
G2	DQB_24				
F3	DQB_25	QSB_0	F6	FB_B_DQS_R<7..0>	42 48
H2	DQB_26	QSB_1	B3		
E2	DQB_27	QSB_2	K6		
F2	DQB_28	QSB_3	G1		
J3	DQB_29	QSB_4	V5		
F1	DQB_30	QSB_5	W1		
H3	DQB_31	QSB_6	AC5		
U6	DQB_32	QSB_7	AD1		
U5	DQB_33				
U3	DQB_34				
V6	DQB_35				
W5	DQB_36				
W4	DQB_37				
Y6	DQB_38				
Y5	DQB_39				
U2	DQB_40				
V2	DQB_41				
V1	DQB_42				
V3	DQB_43				
W3	DQB_44				
Y2	DQB_45	CLKB0	N1	FB_B_CLKDDR_0_P_R	42 48
Y3	DQB_46	CLKB0*	N2	FB_B_CLKDDR_0_N_R	42 48
AA2	DQB_47	CLKB1	T2	FB_B_CLKDDR_1_P_R	42 48
AA6	DQB_48	CLKB1*	T3	FB_B_CLKDDR_1_N_R	42 48
AA5	DQB_49				
AB6	DQB_50	CKEB	R3	FB_B_CKE_R	42 48
AB5	DQB_51	RASB*	R2	FB_B_RAS_L_R	42 48
AD6	DQB_52	CASB*	T5	FB_B_CAS_L_R	42 48
AD5	DQB_53				
AE5	DQB_54	WEB*	T6	FB_B_WE_L_R	42 48
AE4	DQB_55				
AB2	DQB_56	CSB_0*	R5	FB_B_CS_L_R	42 48
AB3	DQB_57	CSB_1*	R6	NC	
AC2	DQB_58				
AC3	DQB_59				
AD3	DQB_60				
AE1	DQB_61				
AE2	DQB_62				
AE3	DQB_63				
		TEST_MCLK	R6		
		TEST_YCLK	E8		
C6	MEMVMODE_0	MEMTEST	C8	GPU_MEMTEST	
C7	MEMVMODE_1				
		DIMB_0	E3	NC	
		DIMB_1	AA3	NC	

R6194 45.3 1% 1/16W MF-LF 402

47 10 =PP1V8R2V5_GPU_FB_VIO

R6190 1K 1% 1/16W MF-LF 402
R6192 1K 1% 1/16W MF-LF 402

VOLTAGE=0.9V
MIN_LINE_WIDTH=0.25 mm
MIN_NECK_WIDTH=0.15 mm

GPU_MVREFS

C6190 10uF 20% 6.3V X5R 603
C6191 0.1uF 10% 16V X5R 402
R6191 1K 1% 1/16W MF-LF 402

VOLTAGE=0.9V
MIN_LINE_WIDTH=0.25 mm
MIN_NECK_WIDTH=0.15 mm

GPU_MVREFD

C6192 10uF 20% 6.3V X5R 603
C6193 0.1uF 10% 16V X5R 402
R6193 1K 1% 1/16W MF-LF 402

10 =PP1V8_GPU_MEMVMODE

GPU_MEMIO_1V8
R6196 4.7K 5% 1/16W MF-LF 402
GPU_MEMIO_2V5
R6198 4.7K 5% 1/16W MF-LF 402

GPU_MEMVMODE1
GPU_MEMVMODE0

GPU_MEMIO_2V5
R6197 4.7K 5% 1/16W MF-LF 402
GPU_MEMIO_1V8
R6199 4.7K 5% 1/16W MF-LF 402

GPU Frame Buffer Series Term

FB_A_ADDR_R<11..0> NO_TEST=YES	RP6101 0 5% 1/16W SM-LF	RP6102 0 5% 1/16W SM-LF	RP6100 0 5% 1/16W SM-LF	FB_A_ADDR<11..0> NO_TEST=YES
FB_A_BA_R<1..0> NO_TEST=YES	R6103 0 5% 1/16W MF-LF 402	R6104 0 5% 1/16W MF-LF 402		FB_A_BA<1..0> NO_TEST=YES
FB_A_CS_L_R NO_TEST=YES	R6105 0 5% 1/16W MF-LF 402			FB_A_CS_L
FB_A_RAS_L_R NO_TEST=YES	R6106 0 5% 1/16W MF-LF 402			FB_A_RAS_L NO_TEST=YES
FB_A_CAS_L_R NO_TEST=YES	R6107 0 5% 1/16W MF-LF 402			FB_A_CAS_L NO_TEST=YES
FB_A_WE_L_R NO_TEST=YES	R6108 0 5% 1/16W MF-LF 402			FB_A_WE_L NO_TEST=YES
FB_A_CKE_R NO_TEST=YES	R6109 0 5% 1/16W MF-LF 402			FB_A_CKE
FB_A_CLKDDR_0_P_R NO_TEST=YES	RP6108 10 5% 1/16W SM-LF			FB_A_CLKDDR_0_P
FB_A_CLKDDR_0_N_R NO_TEST=YES	RP6108 10 5% 1/16W SM-LF			FB_A_CLKDDR_0_N
FB_A_CLKDDR_1_P_R NO_TEST=YES	RP6109 10 5% 1/16W SM-LF			FB_A_CLKDDR_1_P
FB_A_CLKDDR_1_N_R NO_TEST=YES	RP6109 10 5% 1/16W SM-LF			FB_A_CLKDDR_1_N
FB_A_DQM_R<7..0>				FB_A_DQM<7..0> NO_TEST=YES MAKE_BASE=TRUE
FB_A_DQS_R<7..0>				FB_A_DQS<7..0> NO_TEST=YES MAKE_BASE=TRUE
FB_A_DQ_R<63..0>				FB_A_DQ<63..0> NO_TEST=YES MAKE_BASE=TRUE

FB_B_ADDR_R<11..0> NO_TEST=YES	RP6151 0 5% 1/16W SM-LF	RP6152 0 5% 1/16W SM-LF	RP6150 0 5% 1/16W SM-LF	FB_B_ADDR<11..0> NO_TEST=YES
FB_B_BA_R<1..0> NO_TEST=YES	R6153 0 5% 1/16W MF-LF 402	R6154 0 5% 1/16W MF-LF 402		FB_B_BA<1..0> NO_TEST=YES
FB_B_CS_L_R NO_TEST=YES	R6155 0 5% 1/16W MF-LF 402			FB_B_CS_L
FB_B_RAS_L_R NO_TEST=YES	R6156 0 5% 1/16W MF-LF 402			FB_B_RAS_L NO_TEST=YES
FB_B_CAS_L_R NO_TEST=YES	R6157 0 5% 1/16W MF-LF 402			FB_B_CAS_L NO_TEST=YES
FB_B_WE_L_R NO_TEST=YES	R6158 0 5% 1/16W MF-LF 402			FB_B_WE_L NO_TEST=YES
FB_B_CKE_R NO_TEST=YES	R6159 0 5% 1/16W MF-LF 402			FB_B_CKE
FB_B_CLKDDR_0_P_R NO_TEST=YES	RP6158 10 5% 1/16W SM-LF			FB_B_CLKDDR_0_P
FB_B_CLKDDR_0_N_R NO_TEST=YES	RP6158 10 5% 1/16W SM-LF			FB_B_CLKDDR_0_N
FB_B_CLKDDR_1_P_R NO_TEST=YES	RP6159 10 5% 1/16W SM-LF			FB_B_CLKDDR_1_P
FB_B_CLKDDR_1_N_R NO_TEST=YES	RP6159 10 5% 1/16W SM-LF			FB_B_CLKDDR_1_N
FB_B_DQM_R<7..0>				FB_B_DQM<7..0> NO_TEST=YES MAKE_BASE=TRUE
FB_B_DQS_R<7..0>				FB_B_DQS<7..0> NO_TEST=YES MAKE_BASE=TRUE
FB_B_DQ_R<63..0>				FB_B_DQ<63..0> NO_TEST=YES MAKE_BASE=TRUE

GPU (M11) Frame Buffer I/F

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 61 OF 115	









Page Notes

Power aliases required by this page:
- =PP1V8_FB_VDD
- =PP1V8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NETSETs provided by GPU

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
P244	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB_A_CLKDDR_0_P 48 49
P245	RAM_DIFF	RAM_DIFF	FB_A_CLK_0	FB_A_CLKDDR_0_N 48 49
P246	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB_A_CLKDDR_1_P 48 49
P247	RAM_DIFF	RAM_DIFF	FB_A_CLK_1	FB_A_CLKDDR_1_N 48 49
P248	RAM	RAM		FB_A_CKE 48 49
P249	RAM	RAM		FB_A_CS_L 48 49
P250	RAM	RAM		FB_A_ADDR<11..0> 48 49
P251	RAM	RAM		FB_A_BA<1..0> 48 49
P253	RAM	RAM		FB_A_RAS_L 48 49
P252	RAM	RAM		FB_A_CAS_L 48 49
P254	RAM	RAM		FB_A_WE_L 48 49
P255	RAM	RAM		FB_A_DQS<7..0> 48 49
P256	RAM	RAM		FB_A_DQM<7..0> 48 49
P257	RAM	RAM		FB_A_DQ<63..0> 48 49

GPU Frame Buffer A

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 62 OF 115	





Page Notes

Power aliases required by this page:
- =PP1V8_FB_VDD
- =PP1V8_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

BOM options provided by GPU

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
P243	RAM_DIFF	RAM_DIFF	FB_B_CLK_0	FB_B_CLKDDR_0_P 48 50
P244	RAM_DIFF	RAM_DIFF	FB_B_CLK_0	FB_B_CLKDDR_0_N 48 50
P245	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_P 48 50
P247	RAM_DIFF	RAM_DIFF	FB_B_CLK_1	FB_B_CLKDDR_1_N 48 50
P246	RAM	RAM		FB_B_CKE 48 50
P248	RAM	RAM		FB_B_CS_L 48 50
P252	RAM	RAM		FB_B_ADDR<11..0> 48 50
P251	RAM	RAM		FB_B_BA<1..0> 48 50
P249	RAM	RAM		FB_B_RAS_L 48 50
P250	RAM	RAM		FB_B_CAS_L 48 50
P253	RAM	RAM		FB_B_WE_L 48 50
P254	RAM	RAM		FB_B_DQS<7..0> 48 50
P255	RAM	RAM		FB_B_DQM<7..0> 48 50
P256	RAM	RAM		FB_B_DQ<63..0> 48 50

GPU Frame Buffer B

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 63 OF 115	

Page Notes

Power aliases required by this page:
- =PP3V3_GPU_GPIOS
- =PP2V5_PVDD
- =PP1V8_GPU_LVDS_PLL

Signal aliases required by this page:
- =I2C_GPU_TMDS_SDA - I2C data line for external TMDS transmitters
- =I2C_GPU_TMDS_SCL - I2C clock line for external TMDS transmitters

BOM options provided by this page:
(NONE)



GPU (M11) GPIOs/Straps

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 64 OF 115	

Page Notes

Power aliases required by this page:
- =PP3V3_GPU_CLOCKS
- =PPVIN_GPU_LVDDR_LDO
- =PP2V5_GPU_LVDDR_LDO
- =PP3V3_GPU_PWRSEQ
- =PP2V5_GPU_PWRSEQ
- =PP1V8_GPU_PWRSEQ
- =PP1V5_GPU_PWRSEQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- GPU_SS
- GPU_LVDDR_2V8

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR		
ATI_CLK27M	CLOCK	CLOCK		ATI_CLK27M_R	52
	CLOCK	CLOCK		ATI_CLK27M	51 52
	CLOCK	CLOCK		ATI_CLK27M_SSIN	52
ATI_CLK27M_SS	CLOCK	CLOCK		ATI_CLK27M_SS_R	52
	CLOCK	CLOCK		ATI_CLK27M_SS	51 52

27M OSC

52 10 =PP3V3_GPU_CLOCKS
L6500 FERR-EMI-100-OHM SM
VOLTAGE=3.3V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.25 mm
PP3V3_GPU_OSC
C6500 0.1uF 20% 10V CERM 402
C6501 4.7uF 20% 6.3V CERM 805
NO STUFF R6503 100K 5% 1/16W MF-LF 402
CRITICAL 14
G6500 27MHZ OSC SM
VCC OE OUT GND
ATI_OSC_OE
GPU_SS (PLACE R6500 CLOSE TO OSC)
R6500 0 5% 1/16W MF-LF 402
8 52 ATI_CLK27M_R
ATI_CLK27M_SSIN 52
R6501 287 1% 1/16W MF-LF 402
(PLACE THE OSCILLATOR AND R6501/R6502 CLOSE TO M18 IC)
ATI_CLK27M 51 52
R6502 162 1% 1/16W MF-LF 402

SPREAD SPECTRUM SUPPORT

S0=1;S1=M => -1.5% DOWN-SPREAD

52 10 =PP3V3_GPU_CLOCKS
GPU_SS L6510 FERR-EMI-100-OHM SM
VOLTAGE=3.3V MIN_LINE_WIDTH=0.25 mm MIN_NECK_WIDTH=0.25 mm
PP3V3_GPU_SS
GPU_SS C6510 10UF 20% 6.3V X5R 603
GPU_SS C6511 0.1uF 20% 10V CERM 402
GPU_SS CRITICAL
VDD U6510 CY25811 SOI-LP
52 ATI_CLK27M_SSIN XIN/CLKIN
NC XOUT
NC FRSEL
CY25811_S1 S1
CY25811_S0 S0
VSS
SSCLK 5 52 ATI_CLK27M_SS_R
GPU_SS R6510 33 5% 1/16W MF-LF 402
ATI_CLK27M_SS 51 52
NO STUFF R6511 0 5% 1/16W MF-LF 402
GPU_SS R6513 0 5% 1/16W MF-LF 402
NO STUFF R6512 0 5% 1/16W MF-LF 402
NO STUFF R6514 0 5% 1/16W MF-LF 402

M11 Power Shutdown Sequencing

10 =PP2V5_GPU_PWRSEQ
XW6590 SM
PP2V5_GPU_PSNECK VOLTAGE=2.5V MIN_LINE_WIDTH=0.2 mm MIN_NECK_WIDTH=0.2 mm
DP6590 BAS16TW-X-F SOT-363

10 =PP1V8_GPU_PWRSEQ
XW6591 SM
PP1V8_GPU_PSNECK VOLTAGE=1.8V MIN_LINE_WIDTH=0.2 mm MIN_NECK_WIDTH=0.2 mm
DP6590 BAS16TW-X-F SOT-363

10 =PP1V5_GPU_PWRSEQ
XW6592 SM
PP1V5_GPU_PSNECK VOLTAGE=1.5V MIN_LINE_WIDTH=0.2 mm MIN_NECK_WIDTH=0.2 mm
DP6590 BAS16TW-X-F SOT-363

10 =PP3V3_GPU_PWRSEQ
XW6593 SM
PP3V3_GPU_PSNECK VOLTAGE=3.3V MIN_LINE_WIDTH=0.2 mm MIN_NECK_WIDTH=0.2 mm

LVDDR 2.8V LDO

GPU_LVDDR_2V8
CRITICAL
U6530 MAX8860EUA27+T UMAX
10 =PPVIN_GPU_LVDDR_LDO
IN OUT1 OUT2 SHDN* SET FAULT* CC GND
MAX8860_FAULT_L
MAX8860_CC
GPU_LVDDR_2V8 C6530 2.2uF 20% 6.3V CERM1 603
GPU_LVDDR_2V8 C6531 0.033uF 20% 10V X7R 402
GPU_LVDDR_2V8 R6530 100K 5% 1/16W MF-LF 402
GPU_LVDDR_2V8 C6532 2.2uF 20% 6.3V CERM1 603
=PP2V8_GPU_LVDDR_LDO 10

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1188	353S1140	GPU_LVDDR_2V8	U6530	Primary is 2.77V/Alt is 2.82V

GPU (M11) Clocks/Misc

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 65 OF 115	

Page Notes

Power aliases required by this page:
- =PP2V5_GPU_A2VDD
- =PP1V8_GPU_AVDD
- =PP1V8_GPU_TPVDD
- =PP3V3_GPU_GPIOS

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
- DVO_1V5
- GPU_VDDR4_3V3
- DVO_1V8
- DVO_3V3

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
T109	DVO	DVO		GPU_DVOD R<23..0>
T109 ECSETs provided by SI TMDS	DVO	DVO		GPU_DVO_HSYNC_R
T111	DVO	DVO		GPU_DVO_VSYNC_R
T110	DVO	DVO		GPU_DVO_DE_R
T112	DVO	DVO		GPU_DVO_CLKP_R
T113 LVDS_DATA	LVDS	LVDS	LVDS_U0	LVDS_U0_P
T114	LVDS	LVDS	LVDS_U0	LVDS_U0_N
T115 LVDS_DATA	LVDS	LVDS	LVDS_U1	LVDS_U1_P
T116	LVDS	LVDS	LVDS_U1	LVDS_U1_N
T117 LVDS_DATA	LVDS	LVDS	LVDS_U2	LVDS_U2_P
T118	LVDS	LVDS	LVDS_U2	LVDS_U2_N
T119 LVDS_CLK_UPPER	LVDS	LVDS	LVDS_UCLK	CLKLVDS_U_P
T120	LVDS	LVDS	LVDS_UCLK	CLKLVDS_U_N
T121 LVDS_DATA	LVDS	LVDS	LVDS_L0	LVDS_L0_P
T122	LVDS	LVDS	LVDS_L0	LVDS_L0_N
T123 LVDS_DATA	LVDS	LVDS	LVDS_L1	LVDS_L1_P
T124	LVDS	LVDS	LVDS_L1	LVDS_L1_N
T125 LVDS_DATA	LVDS	LVDS	LVDS_L2	LVDS_L2_P
T127	LVDS	LVDS	LVDS_L2	LVDS_L2_N
T126 LVDS_CLK_LOWER	LVDS	LVDS	LVDS_LCLK	CLKLVDS_L_P
T128	LVDS	LVDS	LVDS_LCLK	CLKLVDS_L_N
T130	VGA	VGA		GPU_VGA_R
T129	VGA	VGA		GPU_VGA_G
T131	VGA	VGA		GPU_VGA_B
T132	VGA_CONN	VGA_CONN		VGA_R
T133	VGA_CONN	VGA_CONN		VGA_G
T134	VGA_CONN	VGA_CONN		VGA_B
T135	TV	TV		GPU_TV_Y
T136	TV	TV		GPU_TV_C
T137	TV	TV		GPU_TV_COMP
T138	TV_CONN	TV_CONN		TV_Y
T139	TV_CONN	TV_CONN		TV_C
T140	TV_CONN	TV_CONN		TV_COMP



GPU (M11) DVI/DAC Outputs

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 66 OF 115	

Page Notes

Power aliases required by this page:
- =PP3V3_RUN_SI - =PP1V5R3V3_DVO_VREF

Signal aliases required by this page:
- =SI_TMDS_RESET_L - =RP67xxPy (pinswappable series R)
- =SI_I2C_CLK
- =SI_I2C_DATA

BOM options provided by this page:
- TMDS_EXT - DVO_1V5 - DVO_3V3
- TMDS_DUAL - DVO_1V8

Net Spacing Type: TMDS

Net Physical Type: TMDS

NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
GPU_DVO_LOWER	DVO	DVO		GPU_DVOD<0..11>
GPU_DVO_BOTH	DVO	DVO		GPU_DVO_HSYNC
GPU_DVO_BOTH	DVO	DVO		GPU_DVO_VSYNC
GPU_DVO_BOTH	DVO	DVO		GPU_DVO_DE
GPU_DVO_CLKP	DVO	DVO		GPU_DVO_CLKP
TMDS_CLK	TMDS	TMDS	SI_TMDS_CLK	SI_TMDS_CLKP
	TMDS	TMDS	SI_TMDS_CLK	SI_TMDS_CLKN
TMDS_DATA	TMDS	TMDS	SI_TMDS_D0	SI_TMDS_DP<0>
	TMDS	TMDS	SI_TMDS_D0	SI_TMDS_DN<0>
TMDS_DATA	TMDS	TMDS	SI_TMDS_D1	SI_TMDS_DP<1>
	TMDS	TMDS	SI_TMDS_D1	SI_TMDS_DN<1>
TMDS_DATA	TMDS	TMDS	SI_TMDS_D2	SI_TMDS_DP<2>
	TMDS	TMDS	SI_TMDS_D2	SI_TMDS_DN<2>

Lower DVO Termination

Place close to GPU

One each for: GPU_DVOD<0..11>, GPU_DVO_HSYNC, GPU_DVO_VSYNC, GPU_DVO_DE, GPU_DVO_CLKP

TMDS_EXT&TMDS_DUAL RP6720 10 5% 1/16W SM-LF
=RP6720P1 — 1 — 8 — =RP6720P8
=RP6720P2 — 2 — 7 — =RP6720P7
=RP6720P3 — 3 — 6 — =RP6720P6
=RP6720P4 — 4 — 5 — =RP6720P5

TMDS_EXT&TMDS_DUAL RP6721 10 5% 1/16W SM-LF
=RP6721P1 — 1 — 8 — =RP6721P8
=RP6721P2 — 2 — 7 — =RP6721P7
=RP6721P3 — 3 — 6 — =RP6721P6
=RP6721P4 — 4 — 5 — =RP6721P5

TMDS_EXT&TMDS_DUAL RP6722 10 5% 1/16W SM-LF
=RP6722P1 — 1 — 8 — =RP6722P8
=RP6722P2 — 2 — 7 — =RP6722P7
=RP6722P3 — 3 — 6 — =RP6722P6
=RP6722P4 — 4 — 5 — =RP6722P5

TMDS_EXT&TMDS_DUAL RP6723 10 5% 1/16W SM-LF
=RP6723P1 — 1 — 8 — =RP6723P8
=RP6723P2 — 2 — 7 — =RP6723P7
=RP6723P3 — 3 — 6 — =RP6723P6
=RP6723P4 — 4 — 5 — =RP6723P5

SILICON IMAGE TMDS

TMDS_EXT&TMDS_DUAL RP6707 10 5% 1/16W SM-LF
54 SI_TMDS_CLKN — 1 — 4 — TMDS_CLKN 54 57
54 SI_TMDS_CLKP — 2 — 3 — TMDS_CLKP 54 57

TMDS_EXT&TMDS_DUAL RP6708 10 5% 1/16W SM-LF
54 SI_TMDS_DN<0> — 1 — 4 — TMDS_DN<0> 54 57
54 SI_TMDS_DP<0> — 2 — 3 — TMDS_DP<0> 54 57

TMDS_EXT&TMDS_DUAL RP6709 10 5% 1/16W SM-LF
54 SI_TMDS_DN<1> — 2 — 3 — TMDS_DN<1> 54 57
54 SI_TMDS_DP<1> — 1 — 4 — TMDS_DP<1> 54 57

TMDS_EXT&TMDS_DUAL RP6710 10 5% 1/16W SM-LF
54 SI_TMDS_DN<2> — 1 — 4 — TMDS_DN<2> 54 57
54 2 SI_TMDS_DP<2> — 2 — 3 — TMDS_DP<2> 54 57

EXTERNAL TMDS TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN

EXT_TMDS_CLK_CMF
TMDS_EXT&TMDS_DUAL R6760 49.9 1% 1/16W MF-LF 402
57 54 TMDS_CLKP — 1 — 2 — TMDS_CLKN 54 57
TMDS_EXT&TMDS_DUAL R6761 49.9 1% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL C6760 0.001uF 10% 50V CERM 402

EXT_TMDS_D0_CMF
TMDS_EXT&TMDS_DUAL R6762 49.9 1% 1/16W MF-LF 402
57 54 TMDS_DP<0> — 1 — 2 — TMDS_DN<0> 54 57
TMDS_EXT&TMDS_DUAL R6763 49.9 1% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL C6762 0.001uF 10% 50V CERM 402

EXT_TMDS_D1_CMF
TMDS_EXT&TMDS_DUAL R6764 49.9 1% 1/16W MF-LF 402
57 54 TMDS_DP<1> — 1 — 2 — TMDS_DN<1> 54 57
TMDS_EXT&TMDS_DUAL R6765 49.9 1% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL C6764 0.001uF 10% 50V CERM 402

EXT_TMDS_D2_CMF
TMDS_EXT&TMDS_DUAL R6766 49.9 1% 1/16W MF-LF 402
57 54 TMDS_DP<2> — 1 — 2 — TMDS_DN<2> 54 57
TMDS_EXT&TMDS_DUAL R6767 49.9 1% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL C6766 0.001uF 10% 50V CERM 402

TMDS_EXT&TMDS_DUAL L6720 180-OHM-1.5A 0603
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.38 mm
VOLTAGE=3.3V
=PP3V3_RUN_SI 10 54 55
PP3V3_SI_M_VCC
TMDS_EXT&TMDS_DUAL C6720 10UF 10% 6.3V X5R 805
TMDS_EXT&TMDS_DUAL C6721 100pF 5% 50V CERM 402
TMDS_EXT&TMDS_DUAL C6722 100pF 5% 50V CERM 402

TMDS_EXT&TMDS_DUAL L6723 180-OHM-1.5A 0603
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.38 mm
VOLTAGE=3.3V
=PP3V3_RUN_SI 10 54 55
PP3V3_SI_M_AVCC
TMDS_EXT&TMDS_DUAL C6723 10UF 10% 6.3V X5R 805
TMDS_EXT&TMDS_DUAL C6724 100pF 5% 50V CERM 402
TMDS_EXT&TMDS_DUAL C6725 100pF 5% 50V CERM 402

TMDS_EXT&TMDS_DUAL L6726 180-OHM-1.5A 0603
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.38 mm
VOLTAGE=3.3V
=PP3V3_RUN_SI 10 54 55
PP3V3_SI_M_PVCC
TMDS_EXT&TMDS_DUAL C6726 10UF 10% 6.3V X5R 805
TMDS_EXT&TMDS_DUAL C6727 100pF 5% 50V CERM 402
TMDS_EXT&TMDS_DUAL C6728 10UF 10% 6.3V X5R 805
TMDS_EXT&TMDS_DUAL C6729 100pF 5% 50V CERM 402

Place C6726/C6727 at pin 28
Place C6728/C6729 at pin 46

TMDS_EXT&TMDS_DUAL R6734 10K 5% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL R6752 301 1% 1/16W MF-LF 402
NO STUFF R6754 4.99K 1% 1/16W MF-LF 402

U6700 SIL1178CS48 TSSOP — CRITICAL

=I2C_SI_M_SCL	27	SCL	
=I2C_SI_M_SDA	26	SDA	
SI_M_A1	24	CTL3/A1	
55 11 =SI_TMDS_RESET_L	25	RST*	
55 SI_SYNC	47	SYNCO/SYNCI	
55 SI_HTPLG	44	EHTPLG	
54 6 GPU_DVOD<0>	18	D0	
54 6 GPU_DVOD<1>	17	D1	
54 6 GPU_DVOD<2>	16	D2	
54 6 GPU_DVOD<3>	15	D3	
54 6 GPU_DVOD<4>	14	D4	
54 6 GPU_DVOD<5>	13	D5	
54 6 GPU_DVOD<6>	10	D6	
54 6 GPU_DVOD<7>	9	D7	
54 6 GPU_DVOD<8>	8	D8	
54 6 GPU_DVOD<9>	7	D9	
54 6 GPU_DVOD<10>	6	D10	
54 6 GPU_DVOD<11>	5	D11	
55 54 6 GPU_DVO_DE	19	DE	
55 54 6 GPU_DVO_HSYNC	20	HSYNC	
55 54 6 GPU_DVO_VSYNC	21	VSYNC	
55 54 6 GPU_DVO_CLKP	12	IDCK+	
55 54 SI_IDCK_N	11	IDCK-	
	28	PVCC1	
	46	PVCC2	
	40	AVCC	
	34	AVCC	
	22	VCC	
	3	VCC	
	29	PGND	
	45	PGND	
	31	AGND	
	43	AGND	
	37	AGND	
	1	GND	
	23	GND	
	4	GND	
	49	THRML PAD	
MSEN	48		SI_M_MSEN
TXC+	33		SI_TMDS_CLKP 54
TXC-	32		SI_TMDS_CLKN 54
TX0+	36		SI_TMDS_DP<0> 54
TX0-	35		SI_TMDS_DN<0> 54
TX1+	39		SI_TMDS_DP<1> 54
TX1-	38		SI_TMDS_DN<1> 54
TX2+	42		SI_TMDS_DP<2> 2 54
TX2-	41		SI_TMDS_DN<2> 54
EXT_SWING	30		SI_M_EXTSWING
VREF	2		SI_VREF 54 55

DVO_3V3 R6733 1K 5% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL R6730 10K 5% 1/16W MF-LF 402
NO STUFF R6732 100K 5% 1/16W MF-LF 402
TMDS_EXT&TMDS_DUAL R6731 10K 5% 1/16W MF-LF 402

DVO_1V5&DVO_1V8 R6742 0 5% 1/16W MF-LF 402
55 54 SI_IDCK_N
55 54 SI_VREF
MIN_LINE_WIDTH=0.2 mm
MIN_NECK_WIDTH=0.2 mm
TMDS_EXT&TMDS_DUAL C6740 0.1uF 20% 10V CERM 402

The DVO bus can be run with 3.3V or 1.5V/1.8V signaling. The power rail for the reference should be connected to the GPU DVO rail.

=PP1V5R3V3_DVO_VREF 47
TMDS_EXT&TMDS_DUAL R6740 1K 1% 1/16W MF-LF 402
DVO_1V5&DVO_1V8 R6741 1K 1% 1/16W MF-LF 402

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
TMDS_CLK	TMDS	TMDS	TMDS_CLK	TMDS_CLKP 54 57
	TMDS	TMDS	TMDS_CLK	TMDS_CLKN 54 57
TMDS_DATA	TMDS	TMDS	TMDS_D0	TMDS_DP<0> 54 57
	TMDS	TMDS	TMDS_D0	TMDS_DN<0> 54 57
TMDS_DATA	TMDS	TMDS	TMDS_D1	TMDS_DP<1> 54 57
	TMDS	TMDS	TMDS_D1	TMDS_DN<1> 54 57
TMDS_DATA	TMDS	TMDS	TMDS_D2	TMDS_DP<2> 54 57
	TMDS	TMDS	TMDS_D2	TMDS_DN<2> 54 57

Lower TMDS Transmitter

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE D | DRAWING NUMBER 051-6839 | REV. E

SCALE NONE | SHT 67 OF 115

Page Notes

Power aliases required by this page:
- =PP3V3_RUN_SI

Signal aliases required by this page:
- =SI_I2C_CLK
- =SI_I2C_DATA
- =SI_TMDS_RESET_L
- =RP68xxPy (pinswappable series R)

BOM options provided by this page:
- TMDS_DUAL

Net Spacing Type: TMDS

Net Physical Type: TMDS

NOTE: Target differential impedance for TMDS data pairs is 100 ohms.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
GPU_DVO_UPPER	DVO	DVO		GPU_DVOD<12..19> 6 55
GPU_DVOD20	DVO	DVO		GPU_DVOD<20> 6 55
GPU_DVO_UPPER	DVO	DVO		GPU_DVOD<21..23> 6 55
	PROVIDED BY LOWER TXMR			GPU_DVO_VSYNC 6 54 55
	PROVIDED BY LOWER TXMR			GPU_DVO_DE 6 54 55
	PROVIDED BY LOWER TXMR			GPU_DVO_CLKP 6 54 55
TMDS_DATA	TMDS	TMDS	SI_TMDS_D3	SI_TMDS_DP<3> 55
	TMDS	TMDS	SI_TMDS_D3	SI_TMDS_DN<3> 55
TMDS_DATA	TMDS	TMDS	SI_TMDS_D4	SI_TMDS_DP<4> 55
	TMDS	TMDS	SI_TMDS_D4	SI_TMDS_DN<4> 55
TMDS_DATA	TMDS	TMDS	SI_TMDS_D5	SI_TMDS_DP<5> 55
	TMDS	TMDS	SI_TMDS_D5	SI_TMDS_DN<5> 55
	TMDS	TMDS	TMDS_D3	TMDS_DP<3> 55 57
	TMDS	TMDS	TMDS_D3	TMDS_DN<3> 55 57
	TMDS	TMDS	TMDS_D4	TMDS_DP<4> 55 57
	TMDS	TMDS	TMDS_D4	TMDS_DN<4> 55 57
	TMDS	TMDS	TMDS_D5	TMDS_DP<5> 55 57
	TMDS	TMDS	TMDS_D5	TMDS_DN<5> 55 57

Upper DVO series termination

Place close to GPU

One for each of: GPU_DVOD<12..23>

TMDS_DUAL RP6821 10 5% 1/16W SM-LF: =RP6821P1 — =RP6821P8
TMDS_DUAL RP6821 10 5% 1/16W SM-LF: =RP6821P2 — =RP6821P7
TMDS_DUAL RP6821 10 5% 1/16W SM-LF: =RP6821P3 — =RP6821P6
TMDS_DUAL RP6821 10 5% 1/16W SM-LF: =RP6821P4 — =RP6821P5
TMDS_DUAL RP6822 10 5% 1/16W SM-LF: =RP6822P1 — =RP6822P8
TMDS_DUAL RP6822 10 5% 1/16W SM-LF: =RP6822P2 — =RP6822P7
TMDS_DUAL RP6822 10 5% 1/16W SM-LF: =RP6822P3 — =RP6822P6
TMDS_DUAL RP6822 10 5% 1/16W SM-LF: =RP6822P4 — =RP6822P5
TMDS_DUAL RP6823 10 5% 1/16W SM-LF: =RP6823P1 — =RP6823P8
TMDS_DUAL RP6823 10 5% 1/16W SM-LF: =RP6823P2 — =RP6823P7
TMDS_DUAL RP6823 10 5% 1/16W SM-LF: =RP6823P3 — =RP6823P6
TMDS_DUAL RP6823 10 5% 1/16W SM-LF: =RP6823P4 — =RP6823P5

VOLTAGE=3.3V
MIN_NECK_WIDTH=0.2 mm
MIN_LINE_WIDTH=0.38 mm
PP3V3_SI_S_PVCC

TMDS_DUAL L6836 180-OHM-1.5A 0603: =PP3V3_RUN_SI
TMDS_DUAL C6836 10UF 10% 6.3V X5R 805
TMDS_DUAL C6837 100pF 5% 50V CERM 402
TMDS_DUAL C6838 10UF 10% 6.3V X5R 805
TMDS_DUAL C6839 100pF 5% 50V CERM 402

Place C6836/C6837 at pin 28.

Place C6838/C6839 at pin 46.

PP3V3_SI_S_AVCC
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=3.3V

TMDS_DUAL L6833 180-OHM-1.5A 0603: =PP3V3_RUN_SI
TMDS_DUAL C6833 10UF 10% 6.3V X5R 805
TMDS_DUAL C6834 100pF 5% 50V CERM 402
TMDS_DUAL C6835 100pF 5% 50V CERM 402

PP3V3_SI_S_VCC
MIN_LINE_WIDTH=0.38 mm
MIN_NECK_WIDTH=0.2 mm
VOLTAGE=3.3V

TMDS_DUAL L6830 180-OHM-1.5A 0603: =PP3V3_RUN_SI
TMDS_DUAL C6830 10UF 10% 6.3V X5R 805
TMDS_DUAL C6831 100pF 5% 50V CERM 402
TMDS_DUAL C6832 100pF 5% 50V CERM 402

TMDS_DUAL R6880 10K 5% 1/16W MF-LF 402
TMDS_DUAL R6881 301 1% 1/16W MF-LF 402
NO STUFF R6882 4.99K 1% 1/16W MF-LF 402

TMDS_DUAL U6800 CRITICAL SIL1178CS48 TSSOP

PVCC1	28		
PVCC2	16		
AVCC	10		
AVCC	34		
VCC	22		
VCC	5		
=I2C_SI_S_SCL	27	SCL	
=I2C_SI_S_SDA	26	SDA	
SI_S_A1	24	CTL3/A1	
54 11 =SI_TMDS_RESET_L	25	RST*	
SI_SYNC	47	SYNCO/SYNCI	
SI_HTPLG	44	EHTPLG	
GPU_DVOD<12>	18	D0	
GPU_DVOD<13>	17	D1	
GPU_DVOD<14>	16	D2	
GPU_DVOD<15>	15	D3	
GPU_DVOD<16>	14	D4	
GPU_DVOD<17>	13	D5	
GPU_DVOD<18>	10	D6	
GPU_DVOD<19>	9	D7	
GPU_DVOD<20>	8	D8	
GPU_DVOD<21>	7	D9	
GPU_DVOD<22>	6	D10	
GPU_DVOD<23>	5	D11	
GPU_DVO_DE	19	DE	
GPU_DVO_HSYNC	20	HSYNC	
GPU_DVO_VSYNC	21	VSYNC	
GPU_DVO_CLKP	12	IDCK+	
SI_IDCK_N	11	IDCK-	
MSEN	48		SI_S_MSEN
TXC+	33		NC
TXC-	32		NC
TX0+	36		SI_TMDS_DP<3> 55
TX0-	35		SI_TMDS_DN<3> 55
TX1+	39		SI_TMDS_DP<4> 55
TX1-	38		SI_TMDS_DN<4> 55
TX2+	42		SI_TMDS_DP<5> 55
TX2-	41		SI_TMDS_DN<5> 55
EXT_SWING	30		SI_S_EXTSWING
VREF	2		SI_VREF 54
PGND	29		
PGND	45		
AGND	31		
AGND	43		
AGND	37		
GND	1		
GND	23		
GND	4		
THRML PAD	49		

Upper Channel Series Termination

TMDS_DUAL RP6811 10 5% 1/16W SM-LF: 55 SI_TMDS_DN<3> — TMDS_DN<3> 55 57
TMDS_DUAL RP6811 10 5% 1/16W SM-LF: 55 SI_TMDS_DP<3> — TMDS_DP<3> 55 57
TMDS_DUAL RP6812 10 5% 1/16W SM-LF: 55 SI_TMDS_DN<4> — TMDS_DN<4> 55 57
TMDS_DUAL RP6812 10 5% 1/16W SM-LF: 55 SI_TMDS_DP<4> — TMDS_DP<4> 55 57
TMDS_DUAL RP6813 10 5% 1/16W SM-LF: 55 SI_TMDS_DN<5> — TMDS_DN<5> 55 57
TMDS_DUAL RP6813 10 5% 1/16W SM-LF: 55 SI_TMDS_DP<5> — TMDS_DP<5> 55 57

Upper Channel Common-mode Termination

TMDS_D3_CMF
TMDS_DUAL R6804 49.9 1% 1/16W MF-LF 402: 57 55 TMDS_DP<3>
TMDS_DUAL R6805 49.9 1% 1/16W MF-LF 402: TMDS_DN<3> 55 57
TMDS_DUAL C6804 0.001uF 10% 50V CERM 402

TMDS_D4_CMF
TMDS_DUAL R6802 49.9 1% 1/16W MF-LF 402: 57 55 TMDS_DP<4>
TMDS_DUAL R6803 49.9 1% 1/16W MF-LF 402: TMDS_DN<4> 55 57
TMDS_DUAL C6802 0.001uF 10% 50V CERM 402

TMDS_D5_CMF
TMDS_DUAL R6800 49.9 1% 1/16W MF-LF 402: 57 55 TMDS_DP<5>
TMDS_DUAL R6801 49.9 1% 1/16W MF-LF 402: TMDS_DN<5> 55 57
TMDS_DUAL C6800 0.001uF 10% 50V CERM 402

Upper TMDS Transmitter

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 68 OF 115	

LCD (LVDS) INTERFACE



INVERTER INTERFACE



Internal Display Conns

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 69 OF 115	

DVI INTERFACE

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	NET_TYPE PHYSICAL	DIFFERENTIAL_PAIR	
ESC10	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLK	TMDS_CONN_CLKP
ESC11	TMDS_CONN	TMDS_CONN	TMDS_CONN_CLK	TMDS_CONN_CLKN
ESC30	TMDS_CONN	TMDS_CONN	TMDS_CONN_D0	TMDS_CONN_DP<0>
ESC31	TMDS_CONN	TMDS_CONN	TMDS_CONN_D0	TMDS_CONN_DN<0>
ESC32	TMDS_CONN	TMDS_CONN	TMDS_CONN_D1	TMDS_CONN_DP<1>
ESC33	TMDS_CONN	TMDS_CONN	TMDS_CONN_D1	TMDS_CONN_DN<1>
ESC34	TMDS_CONN	TMDS_CONN	TMDS_CONN_D2	TMDS_CONN_DP<2>
ESC35	TMDS_CONN	TMDS_CONN	TMDS_CONN_D2	TMDS_CONN_DN<2>
ESC50	TMDS_CONN	TMDS_CONN	TMDS_CONN_D3	TMDS_CONN_DP<3>
ESC51	TMDS_CONN	TMDS_CONN	TMDS_CONN_D3	TMDS_CONN_DN<3>
ESC60	TMDS_CONN	TMDS_CONN	TMDS_CONN_D4	TMDS_CONN_DP<4>
ESC61	TMDS_CONN	TMDS_CONN	TMDS_CONN_D4	TMDS_CONN_DN<4>
ESC70	TMDS_CONN	TMDS_CONN	TMDS_CONN_D5	TMDS_CONN_DP<5>
ESC71	TMDS_CONN	TMDS_CONN	TMDS_CONN_D5	TMDS_CONN_DN<5>

TMDS FILTERING
PLACE CLOSE TO CONNECTOR

L7000 CRITICAL 90-OHM-300mA 2012H — TMDS_EXT&TMDS_DUAL
- 54 TMDS_DN<0> 1 — 4 TMDS_CONN_DN<0> 57
- 54 TMDS_DP<0> 2 — 3 TMDS_CONN_DP<0> 57

L7001 CRITICAL 90-OHM-300mA 2012H — TMDS_EXT&TMDS_DUAL
- 54 TMDS_DN<1> 1 — 4 TMDS_CONN_DN<1> 57
- 54 TMDS_DP<1> 2 — 3 TMDS_CONN_DP<1> 57

L7002 CRITICAL 90-OHM-300mA 2012H — TMDS_EXT&TMDS_DUAL
- 54 TMDS_DN<2> 1 — 4 TMDS_CONN_DN<2> 57
- 54 TMDS_DP<2> 2 — 3 TMDS_CONN_DP<2> 57

L7006 CRITICAL 370-OHM SM — TMDS_EXT&TMDS_DUAL
- 54 TMDS_CLKP 1 — 4 TMDS_CONN_CLKP 57
- 54 TMDS_CLKN 2 — 3 TMDS_CONN_CLKN 57

L7003 CRITICAL 90-OHM-300mA 2012H — TMDS_DUAL
- 55 TMDS_DN<3> 1 — 4 TMDS_CONN_DN<3> 57
- 55 TMDS_DP<3> 2 — 3 TMDS_CONN_DP<3> 57

L7004 CRITICAL 90-OHM-300mA 2012H — TMDS_DUAL
- 55 TMDS_DN<4> 1 — 4 TMDS_CONN_DN<4> 57
- 55 TMDS_DP<4> 2 — 3 TMDS_CONN_DP<4> 57

L7005 CRITICAL 90-OHM-300mA 2012H — TMDS_DUAL
- 55 TMDS_DN<5> 1 — 4 TMDS_CONN_DN<5> 57
- 55 TMDS_DP<5> 2 — 3 TMDS_CONN_DP<5> 57

DVI DDC CURRENT LIMIT
(55mA requirement per DVI spec)

CRITICAL F7010 0.5AMP-13.2V SM-LF
- 10 =PP5V_RUN_DVI_DDC 1 — 2 PP5V_RUN_DDC_FUSE
- VOLTAGE=5V, MIN_LINE_WIDTH=0.38 mm, MIN_NECK_WIDTH=0.25 mm

L7010 400-OHM-EMI SM-1
- 1 — 2 PP5V_RUN_DDC 57
- VOLTAGE=5V, MIN_LINE_WIDTH=0.38 mm, MIN_NECK_WIDTH=0.25 mm

Isolation required for DVI power switch

D7010 SOD-123
- 1 PP5V_RUN_DDC_PULLUPS — 2 B0530WXF
- VOLTAGE=5V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm

R7010[1] 4.7K 5% 1/16W MF-LF 402 — 2 =PP3V3_DDC_DVI 57 10

CRITICAL J7000 QH81127-CK1 F-RT-TH-LF 36

57 TMDS_CONN_DN<0>	17	1	TMDS_CONN_DN<2> 57
57 TMDS_CONN_DP<0>	18	9	TMDS_CONN_DN<1> 57
		2	TMDS_CONN_DP<2> 57
		10	TMDS_CONN_DP<1> 57
	19	3	
57 TMDS_CONN_DN<5>	20	11	
		4	TMDS_CONN_DN<4> 57
57 TMDS_CONN_DP<5>	21	12	TMDS_CONN_DN<3> 57
		5	TMDS_CONN_DP<4> 57
	22	13	TMDS_CONN_DP<3> 57
		6	57 DVI_DDC_CLK_UF
		14	(PP5V_RUN_DDC)
57 TMDS_CONN_CLKP	23	7	DVI_DDC_DATA_UF
		15	
57 TMDS_CONN_CLKN	24	8	VGA_VSYNC 57
		16	57 DVI_HPD_UF
57 53 VGA_B	C3	C1	VGA_R 53 57
	C5B	C5A	
57 VGA_HSYNC	C4	C2	VGA_G 53 57
	34	32	
		35	

=GND_CHASSIS_DVI2 2

C7010[1] 0.01uF 20% 50V CERM 603 — PLACE NEAR C5A & C5B

R7030 0 5% 1/16W MF-LF 402 — =GND_CHASSIS_DVI3 2

R7031 — =GND_CHASSIS_DVI4 2

PLACE NEAR 3, 11 & 19

3V LEVEL SHIFTERS

PP5V_RUN_DDC_PULLUPS VOLTAGE=5V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm

R7012[1] 4.7K 5% 1/16W MF-LF 402	Q7011 2N7002DW-X-F SOT-363	R7020[1] 10K 5% 1/16W MF-LF 402
R7011 100 5% 1/16W MF-LF 402	57 10 =PP3V3_DDC_DVI	GPU_DVI_DDC_CLK 51
C7011[1] 100pF 5% 50V CERM 402		
R7013 100 5% 1/16W MF-LF 402	Q7011 2N7002DW-X-F SOT-363	R7021[1] 10K 5% 1/16W MF-LF 402
C7013[1] 100pF 5% 50V CERM 402		GPU_DVI_DDC_DATA 51
R7014 100 5% 1/16W MF-LF 402	Q7014 2N7002DW-X-F SOT-363	R7022[1] 100K 5% 1/16W MF-LF 402
C7014[1] 100pF 5% 50V CERM 402	DVI_HPD 3	GPU_DVI_HPD 51

NOTE: Pulldown for DVI_HPD provided by DVI power switch interface

VGA SYNC BUFFERS

C7050 0.1uF — 57 10 =PP3V3_PWRON_VGASYNC

U7050 74AHC1G32 SM-LF — 53 GPU_VGA_VSYNC 1 — 4 GPU_VSYNC_BUF — R7050 33 5% 1/16W MF-LF 402 — VGA_VSYNC 57

PLACE R7050 & R7051 CLOSE TO DVI CONNECTOR

C7051 0.1uF — 57 10 =PP3V3_PWRON_VGASYNC

U7051 74AHC1G32 SM-LF — 53 GPU_VGA_HSYNC 1 — 4 GPU_HSYNC_BUF — R7051 33 5% 1/16W MF-LF 402 — VGA_HSYNC 57

ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

FL7040 LCFILTER CRITICAL SM-220MHZ-LF — 53 GPU_VGA_B 1 — 2 VGA_B 53 57
- C7040[1] 3.3pF 0.25pF 50V CERM 402
- R7040[1] 75 1% 1/16W MF-LF 402 NO STUFF

FL7041 LCFILTER CRITICAL SM-220MHZ-LF — 53 GPU_VGA_G 1 — 2 VGA_G 53 57
- C7041[1] 3.3pF 0.25pF 50V CERM 402
- R7041[1] 75 1% 1/16W MF-LF 402 NO STUFF

FL7042 LCFILTER CRITICAL SM-220MHZ-LF — 53 GPU_VGA_R 1 — 2 VGA_R 53 57
- C7042[1] 3.3pF 0.25pF 50V CERM 402
- R7042[1] 75 1% 1/16W MF-LF 402 NO STUFF

S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller

XW7060 SM — L7060 FERR-10-OHM-500MA SM — GND_GPU_TV1 VOLTAGE=0V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm — GND_TV1 VOLTAGE=0V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm

C7060[1] 0.01uF 20% 50V CERM 603

53 GPU_TV_Y	L7062 3.3uH 0603	53 TV_Y
C7062[1] 560pF 10% 50V CERM 402	C7063[1] 560pF 10% 50V CERM 402	
53 GPU_TV_C	L7064 3.3uH 0603	53 TV_C
C7064[1] 560pF 10% 50V CERM 402	C7065[1] 560pF 10% 50V CERM 402	
53 GPU_TV_COMP	L7066 3.3uH 0603	53 TV_COMP
C7066[1] 560pF 10% 50V CERM 402	C7067[1] 560pF 10% 50V CERM 402	

CRITICAL J7060 MINIDIN RT-TH-LF MH11773-MR8N-7F — pins 1 2 3 4 5 8 9 10 11

Q16C/514-0265/MH11773-MR8A-7F
Q41C/514-0256/MH11773-MR8N-7F

XW7061 SM — L7061 FERR-10-OHM-500MA SM — GND_GPU_TV2 VOLTAGE=0V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm — GND_TV2 VOLTAGE=0V, MIN_LINE_WIDTH=0.25 mm, MIN_NECK_WIDTH=0.25 mm

C7061[1] 0.01uF 20% 50V CERM 603

Place GND shorts at graphics controller

2 =GND_CHASSIS_TV

DVI POWER SWITCH

Power key detect path when system is shutdown or asleep.. DDC CLK is isolated from GPU during shutdown. When power key on remote device is pressed, 5V will be driven into DDC CLK. Since host rails will be low, TP0610 will turn on, driving SYS_POWER_BUTTON_L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC CLK. Isolation will be disabled as well.

57 PP5V_RUN_DDC — Q7081 TP0610 SOT23-3

57 DVI_DDC_CLK_UF 2 — R7081 680 5% 1/16W MF-LF 402 — DVI_TURN_ON — DVI_TURN_ON_ILIM — R7083 10K 5% 1/16W MF-LF 402 — DVI_TURN_ON_BASE — Q7080 MMDT3904XF SOT-363-LF — SYS_POWER_BUTTON_L 24 25 30 36

R7082[1] 330 5% 1/16W MF-LF 402 — Pulldown prevents 3904 from turning on when DVI monitor has active, self-powered DDC clock pullup.

Power key detect path when system is running. HPD normally driven to 3.3V. When power key on remote device pressed, HPD will be driven to 5V. Comparator output enabled by GPU.

57 10 =PP3V3_DDC_DVI — C7070[1] 0.1uF 20% 10V CERM 402

R7072[1] 68.1K 1% 1/16W MF-LF 402 — HPD_4V_REF

U7070 LMC7211 SM-LF — V+ — V-

57 DVI_HPD_UF — R7070 10K 1% 1/16W MF-LF 402 — DVI_HPD_DIV — HPD_PWR_SW — Q7076 2N7002DW-X-F SOT-363 — HPD_ON — R7078 330 5% 1/16W MF-LF 402 — HPD_ON_RC — R7080 20K 5% 1/16W MF-LF 402 — HPD_BASE — Q7080 MMDT3904XF SOT-363-LF

R7071[1] 10K 1% 1/16W MF-LF 402

R7073[1] 100K 1% 1/16W MF-LF 402

Q7075 TP0610 SOT23-3

10 =PPBUS_DVI_PWRSW — R7075[1] 100K 5% 1/16W MF-LF 402 — COMP_ENABLE — R7077[1] 100K 5% 1/16W MF-LF 402

C7079[1] 47UF 20% 6.3V CERM 1210 — R7079[1] 68K 5% 1/16W MF-LF 402

COMP_DISABLE

NEED PULL-DOWN BECAUSE THIS SIGNAL IS TRISTATED INITIALLY

Q7076 2N7002DW-X-F SOT-363

51 HPD_PWR_SNS_EN — R7076[1] 100K 5% 1/16W MF-LF 402

External Display Conns

SYNC_MASTER=MARIAS-PDIFF — SYNC_DATE=06/02/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 70 OF 115	

Page Notes

Power aliases required by this page:
- =PP3V3_PCI_ROM

Signal aliases required by this page:
- =ROM_PWD_L

BOM options provided by this page:
(NONE)

NOTE: This page does not specify a BootROM part number. Must use a TABLE_x_ITEM symbol to declare U7100 part number.



BootROM

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE

SHT 71 OF 115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PCI_CLK_SLOTA	CLOCK	CLOCK	
PCI_CLK_SLOTD	CLOCK	CLOCK	
I2_PCI_FBCLK	I2_FBCLK	I2_FBCLK	
	I2_FBCLK	I2_FBCLK	
PCI_AD16_0	PCI	PCI	
PCI_AD17	PCI	PCI	
PCI_AD19_18	PCI	PCI	
PCI_AD20	PCI	PCI	
PCI_AD21	PCI	PCI	
PCI_AD23_22	PCI	PCI	
PCI_AD31_24	PCI	PCI	
PCI_CBE	PCI	PCI	
PCI_CTL	PCI	PCI	
PCI_CTL	PCI	PCI	
PCI_CTL	PCI	PCI	
PCI_CTL	PCI	PCI	
PCI_CTL	PCI	PCI	
PCI_PAR	PCI	PCI	
	PCI	PCI	
	PCI	PCI	
	PCI	PCI	
	PCI	PCI	

TP_PCI_CLK33M_SLOTA_R 11 59
TP_PCI_CLK33M_SLOTD_R 11 59
I2_PCI_FBCLK_OUT_R 59
I2_PCI_FBCLK_OUT 21 59
PCI_AD<16..0> 58 59 60 61 62 (BOOTROM ADDR)
PCI_AD<17> 11 58 59 60 61 (BOOTROM ADDR/SLOT A IDSEL)
PCI_AD<19..18> 58 59 60 61 62 (BOOTROM ADDR)
PCI_AD<20> 11 58 59 60 61 (SLOT D IDSEL)
PCI_AD<21> 11 59 60 61 62 (SLOT E IDSEL)
PCI_AD<23..22> 59 60 61 62 (PCI ONLY)
PCI_AD<31..24> 58 59 60 61 62 (BOOTROM DATA)
PCI_CBE_L<3..0> 59 60 61 62
PCI_FRAME_L 6 59 60 61 62
PCI_DEVSEL_L 59 60 61 62
PCI_IRDY_L 6 59 60 61 62
PCI_TRDY_L 6 59 60 61 62
PCI_STOP_L 6 59 60 61 62
PCI_PAR 59 60 61 62
PCI_SLOTA_REQ_L 11 59
PCI_SLOTA_GNT_L 11 59
PCI_SLOTD_REQ_L 11 59
PCI_SLOTD_GNT_L 11 59

Page Notes

Power aliases required by this page:
- =PP3V3_PCI

Signal aliases required by this page:
- =I2_PCI_FBCLK_IN - PCI feedback clock input. Length should match that of longest clock from I2 to PCI device.

BOM options provided by this page:
(NONE)

OMIT
U2100
I2
BGA
PCI/ROM INTERFACE
(10 of 14)

ROM INTERFACE
ROM_CS_L AP33 → ROM_CS_L 58 60
ROM_OE_L AM31 → ROM_OE_L 58 60
ROM_WE_L AN34 → ROM_WE_L 58 60

PCI DEVICE 0
PCI_CLK_0_H AL25 → TP_PCI_CLK33M_SLOTA_R 11 59
59 11 PCI_SLOTA_REQ_L → AR21 PCI_REQ_0_L
"Slot A" - AD17
PCI_GNT_0_L AL19 → PCI_SLOTA_GNT_L 11 59

PCI DEVICE 1
PCI_CLK_1_H AR27 → TP_PCI_CLK33M_SLOTD_R 11 59
59 11 PCI_SLOTD_REQ_L → AT20 PCI_REQ_1_L
"Slot D" - AD20
PCI_GNT_1_L AN21 → PCI_SLOTD_GNT_L 11 59

PCI INTERFACE
62 61 60 59 PCI_PAR → AP28 PCI_PAR_H
62 61 60 59 6 PCI_FRAME_L → AT24 PCI_FRAME_L
62 61 60 59 6 PCI_TRDY_L → AN24 PCI_TRDY_L
62 61 60 59 6 PCI_IRDY_L → AR25 PCI_IRDY_L
62 61 60 59 6 PCI_STOP_L → AP27 PCI_STOP_L
62 61 60 59 PCI_DEVSEL_L → AM25 PCI_DEVSEL_L

PCI_AD_00_H AP31 → PCI_AD<0> 58 59 60 61 62
PCI_AD_01_H AT32 → PCI_AD<1> 58 59 60 61 62
PCI_AD_02_H AT31 → PCI_AD<2> 58 59 60 61 62
PCI_AD_03_H AP30 → PCI_AD<3> 58 59 60 61 62
PCI_AD_04_H AN28 → PCI_AD<4> 58 59 60 61 62
PCI_AD_05_H AT34 → PCI_AD<5> 58 59 60 61 62
PCI_AD_06_H AN30 → PCI_AD<6> 58 59 60 61 62
PCI_AD_07_H AR31 → PCI_AD<7> 58 59 60 61 62
PCI_CBE_0_L AR30 → PCI_CBE_L<0> 59 60 61 62

PCI_AD_08_H AM27 → PCI_AD<8> 58 59 60 61 62
PCI_AD_09_H AM30 → PCI_AD<9> 58 59 60 61 62
PCI_AD_10_H AT28 → PCI_AD<10> 58 59 60 61 62
PCI_AD_11_H AT30 → PCI_AD<11> 58 59 60 61 62
PCI_AD_12_H AN27 → PCI_AD<12> 58 59 60 61 62
PCI_AD_13_H AT27 → PCI_AD<13> 58 59 60 61 62
PCI_AD_14_H AN25 → PCI_AD<14> 58 59 60 61 62
PCI_AD_15_H AR28 → PCI_AD<15> 58 59 60 61 62
PCI_CBE_1_L AT29 → PCI_CBE_L<1> 59 60 61 62

PCI_AD_16_H AP25 → PCI_AD<16> 58 59 60 61 62
PCI_AD_17_H AL22 → PCI_AD<17> 11 58 59 60 61 62
PCI_AD_18_H AT26 → PCI_AD<18> 58 59 60 61 62
PCI_AD_19_H AP24 → PCI_AD<19> 58 59 60 61 62
PCI_AD_20_H AR24 → PCI_AD<20> 11 58 59 60 61 62
PCI_AD_21_H AT25 → PCI_AD<21> 11 59 60 61 62
PCI_AD_22_H AK22 → PCI_AD<22> 59 60 61 62
PCI_AD_23_H AT23 → PCI_AD<23> 59 60 61 62
PCI_CBE_2_L AM24 → PCI_CBE_L<2> 59 60 61 62

PCI_AD_24_H AM21 → PCI_AD<24> 58 59 60 61 62
PCI_AD_25_H AP22 → PCI_AD<25> 58 59 60 61 62
PCI_AD_26_H AN22 → PCI_AD<26> 58 59 60 61 62
PCI_AD_27_H AR22 → PCI_AD<27> 58 59 60 61 62
PCI_AD_28_H AK21 → PCI_AD<28> 58 59 60 61 62
PCI_AD_29_H AL21 → PCI_AD<29> 58 59 60 61 62
PCI_AD_30_H AT22 → PCI_AD<30> 58 59 60 61 62
PCI_AD_31_H AP21 → PCI_AD<31> 58 59 60 61 62
PCI_CBE_3_L AM22 → PCI_CBE_L<3> 59 60 61 62

21 =I2_PCI_FBCLK_IN → AM28 PCI_FB_CLK_IN_H
PCI_FBCLK_OUT_H AE23 → 59 I2_PCI_FBCLK_OUT_R
R7205 33 5% 1/16W MF-LF 402
I2_PCI_FBCLK_OUT 21 59
3.3V IN
3.3V OUT
Output Impedance is about 20 Ohms

PCI PULL-UPS

10 =PP3V3_PCI

One resistor for each of:
- PCI_FRAME_L
- PCI_TRDY_L
- PCI_IRDY_L
- PCI_STOP_L

RP7250 10K 5% 1/16W SM-LF
6 =RP7250P1
6 =RP7250P2
6 =RP7250P3
6 =RP7250P4

62 61 60 59 PCI_DEVSEL_L
R7252 10K 5% 1/16W MF-LF 402

22 11 PCI_SLOTA_INT_L
R7253 10K 5% 1/16W MF-LF 402
22 11 PCI_SLOTD_INT_L
R7254 10K 5% 1/16W MF-LF 402

One resistor for each of:
- PCI_SLOTA_GNT_L
- PCI_SLOTA_REQ_L
- PCI_SLOTD_GNT_L
- PCI_SLOTD_REQ_L

RP7251 10K 5% 1/16W SM-LF
6 =RP7251P1
6 =RP7251P2
6 =RP7251P3
6 =RP7251P4

SLOT E REQ/GNT pull-ups
not provided by this page.

I2 PCI Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 72 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PCI	CLOCK	CLOCK	

=PCI_CLK33M_AIRPORT 11 60

Page Notes

Power aliases required by this page:
- =PP3V3_PCI (802.11g Power)
- =PP3V3_PWRON_BT (Bluetooth Power)

Signal aliases required by this page:
- =PCI_CLK33M_AIRPORT (33MHz PCI clock)
- =PCI_AIRPORT_RESET_L (PCI Reset)
- =USB_BT_P (Bluetooth USB D+)
- =USB_BT_N (Bluetooth USB D-)

BOM options provided by this page:
(NONE)

PCI Devices implemented on this page:
AD17 (Slot "A") - AirPort (0x????/0x????)

NOTE: This AirPort implementation does not support PME#.



Q85 Connector
Q16C/516S0361/F-ST-SM
Q41C/516S0352/M-ST-SM-LF

Q85 AIRPORT/BT CONN

SYNC_MASTER=MARIAS-MDIFF SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 73 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
P192	CLOCK	CLOCK	

=PCI_CLK33M_CBUS 11 61

MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON PPVCC_CBUS_SW

PCI1510 PULL-UPS

PC CARD/CARDBUS CONNECTOR

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 74 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
	CLOCK	CLOCK	

=PCI_CLK33M_USB2 11 62

Page Notes

Power aliases required by this page:
- =PPVIO_PCI (to 3.3V or 5V)
- =PP3V3_PCI_USB2 (D3cold rail)

Signal aliases required by this page:
- =PCI_CLK33M_USB2
- =PCI_USB2_REQ_L - =PCI_USB2_IDSEL
- =PCI_USB2_GNT_L - =PCI_USB2_RESET_L
- =PCI_USB2_INT_L

BOM options provided by this page:
- USB2_NEC

PCI Devices implemented on this page:
AD27 (Slot "G") - USB2 (0x1033/0x0035)

NOTE: This USB2 implementation supports D3cold.



NEC USB2

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 75 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
UATA_DD	UATA	UATA		UATA_DD_R<15..8> 6 63
UATA_DD7	UATA	UATA		UATA_DD_R<7> 6 63
UATA_DD	UATA	UATA		UATA_DD_R<6..0> 6 63
UATA_HOST	UATA	UATA		UATA_DA_R<2..0> 6 63
UATA_HOST	UATA	UATA		UATA_CS0_L_R 6 63
UATA_HOST	UATA	UATA		UATA_CS1_L_R 63
UATA_HSTROBE	UATA	UATA		UATA_HSTROBE_R 63
UATA_HOST	UATA	UATA		UATA_STOP_R 63
UATA_HOST_R	UATA	UATA		UATA_DMACK_L_R 63
UATA_HOST_R	UATA	UATA		UATA_RESET_L_R 63
UATA_DSTROBE	UATA	UATA		UATA_DSTROBE_R 63
UATA_DEV_R	UATA	UATA		UATA_DMARQ_R 63
UATA_DEV_R	UATA	UATA		UATA_INTRQ_R 63
	UATA	UATA		UATA_DD<15..0> 6 7 64
	UATA	UATA		UATA_DA<2..0> 6 7 64
	UATA	UATA		UATA_CS0_L 6 7 64
	UATA	UATA		UATA_CS1_L 7 63 64
	UATA	UATA		UATA_HSTROBE 7 63 64
	UATA	UATA		UATA_STOP 7 63 64
	UATA	UATA		UATA_DMACK_L 7 63 64
	UATA	UATA		UATA_RESET_L 7 63 64
	UATA	UATA		UATA_DSTROBE 7 63 64
	UATA	UATA		UATA_DMARQ 7 63 64
	UATA	UATA		UATA_INTRQ 7 63 64

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



UATA100 SERIES TERMINATION

PLACE CLOSE TO I2

One resistor for each of:
- UATA_DD<15..0>(_R)
- UATA_DA<2..0>(_R)
- UATA_CS0_L(_R)
- UATA_CS1_L(_R) (IDE_CS1FX_L)

RP8150 33 5% 1/16W SM-LF
=RP8150P1 =RP8150P8 BI
=RP8150P2 =RP8150P7 BI
=RP8150P3 =RP8150P6 BI
=RP8150P4 =RP8150P5 BI

RP8151 33 5% 1/16W SM-LF
=RP8151P1 =RP8151P8 BI
=RP8151P2 =RP8151P7 BI
=RP8151P3 =RP8151P6 BI
=RP8151P4 =RP8151P5 BI

RP8152 33 5% 1/16W SM-LF
=RP8152P1 =RP8152P8 BI
=RP8152P2 =RP8152P7 BI
=RP8152P3 =RP8152P6 BI
=RP8152P4 =RP8152P5 BI

RP8153 33 5% 1/16W SM-LF
=RP8153P1 =RP8153P8 BI
=RP8153P2 =RP8153P7 BI
=RP8153P3 =RP8153P6 BI
=RP8153P4 =RP8153P5 BI

RP8154 33 5% 1/16W SM-LF
=RP8154P1 =RP8154P8 OUT
=RP8154P2 =RP8154P7 OUT
=RP8154P3 =RP8154P6 OUT
=RP8154P4 =RP8154P5 OUT

R8160 33 5% 1/16W MF-LF 402 (IDE_CS3FX_L)
UATA_CS1_L_R — UATA_CS1_L OUT
R8161 33 5% 1/16W MF-LF 402
UATA_RESET_L_R — UATA_RESET_L OUT
R8162 22 5% 1/16W MF-LF 402
UATA_DMACK_L_R — UATA_DMACK_L OUT
R8163 22 5% 1/16W MF-LF 402 (IDE_DIOR_L)
UATA_HSTROBE_R — UATA_HSTROBE OUT
R8164 22 5% 1/16W MF-LF 402 (IDE_DIOW_L)
UATA_STOP_R — UATA_STOP OUT
R8165 82 5% 1/16W MF-LF 402
UATA_DMARQ_R — UATA_DMARQ IN
R8166 82 5% 1/16W MF-LF 402 (IDE_IORDY)
UATA_DSTROBE_R — UATA_DSTROBE IN
C8166 10pF 5% 50V CERM 402
R8167 82 5% 1/16W MF-LF 402
UATA_INTRQ_R — UATA_INTRQ IN

I2 UATA Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 81 OF 115	

HDD CONNECTOR



ODD CONNECTOR



ATA Connectors

Q16C/516S0357/M-ST-SM2-LF
Q41C/516S0335/M-ST-SM1-LF

HDD/ODD Connectors

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE: NONE

SHT 82 OF 115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
ENET_RX_CLK25M	CLOCK	CLOCK	
ENET_RX_CLK125M	CLOCK	CLOCK	
ENET_GBE_REF	CLOCK	CLOCK	
ENET_TX_CLK	CLOCK	CLOCK	
ENET_RXD3_0	ENET	ENET	
ENET_RXD7_4	ENET	ENET	
ENET_RX_DV	ENET	ENET	
ENET_RX_CTL	ENET	ENET	
ENET_TXD3_0	ENET	ENET	
ENET_TXD7_4	ENET	ENET	
ENET_TX_EN	ENET	ENET	
ENET_TX_ER	ENET	ENET	
ENET_COL	ENET	ENET	
ENET_RX_CTL	ENET	ENET	
ENET_MDC	ENET	ENET	
ENET_MDIO	ENET	ENET	
	ENET	ENET	

ENET_CLK25M_TX 11 65
ENET_CLK125M_RX 11 65
ENET_CLK125M_GBE_REF 11 65
ENET_CLK125M_GTX_R 65 66
ENET_RXD<3..0> 9 11 65
ENET_RXD<7..4> 9 11 65
ENET_RX_DV 9 11 65
ENET_RX_ER 9 11 65
ENET_TXD_R<3..0> 11 65
ENET_TXD_R<7..4> 11 65
ENET_TX_EN_R 11 65
ENET_TX_ER_R 11 65
ENET_COL 9 11 65
ENET_CRS 9 11 65
ENET_MDC 9 11 65
ENET_MDIO 9 11 65
I2_ENET_MDIO 65

Page Notes

Power aliases required by this page:
- =PP2V5R3V3_PWRON_I2_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NOTE: This page does not provide any series termination. Any termination, including clock signals, should be provided by the PHY page or a non-shared schematic page.

NOTE: All I2 GPIOs should have a pull-up or pull-down resistor. This page does not provide a resistor for GPIO 16. It must be provided by the PHY page or a non-shared schematic page.

NOTE: ENET_RX_DV has a hold spec violation on I2. May want to lengthen net by ~250ps. Net has a unique ECSet name to allow this.

65 10 =PP2V5R3V3_PWRON_I2_ENET

C8459 10uF 20% 6.3V X5R 603

C8450 C8451 C8452 C8453 C8454 C8455 C8456 1uF 10% 6.3V CERM 402

OMIT
U2100
I2
BGA
ETHERNET INTERFACE
(12 of 14)

	U3	VDD25_0	
	U6	VDD25_1	
	U9	VDD25_2	
	V13	VDD25_3	
	W14	VDD25_4	
	Y3	VDD25_5	
	Y6	VDD25_6	
65 11 ENET_CLK25M_TX	W7	ETH_TXCLK_H	
65 11 ENET_CLK125M_RX	W8	ETH_RXCLK_H	
65 11 9 ENET_RXD<0>	W2	ETH_RXD_0_H	ETH_TXD_0_H V8 ENET_TXD_R<0> 11 65
65 11 9 ENET_RXD<1>	W3	ETH_RXD_1_H	ETH_TXD_1_H V4 ENET_TXD_R<1> 11 65
65 11 9 ENET_RXD<2>	V2	ETH_RXD_2_H	ETH_TXD_2_H V7 ENET_TXD_R<2> 11 65
65 11 9 ENET_RXD<3>	U1	ETH_RXD_3_H	ETH_TXD_3_H V6 ENET_TXD_R<3> 11 65
65 11 9 ENET_RXD<4>	V3	ETH_RXD_4_H	ETH_TXD_4_H V5 ENET_TXD_R<4> 11 65
65 11 9 ENET_RXD<5>	V1	ETH_RXD_5_H	ETH_TXD_5_H T4 ENET_TXD_R<5> 11 65
65 11 9 ENET_RXD<6>	T1	ETH_RXD_6_H	ETH_TXD_6_H T5 ENET_TXD_R<6> 11 65
65 11 9 ENET_RXD<7>	T3	ETH_RXD_7_H	ETH_TXD_7_H T6 ENET_TXD_R<7> 11 65
65 11 9 ENET_RX_DV	W9	ETH_RXDV_H	ETH_TXEN_H T7 ENET_TX_EN_R 11 65
65 11 9 ENET_RX_ER	W1	ETH_RXER_H	ETH_TXER_H T8 ENET_TX_ER_R 11 65
65 11 9 ENET_COL	AA3	ETH_COL_H	
65 11 9 ENET_CRS	W5	ETH_CRS_H	
65 11 ENET_CLK125M_GBE_REF	AA2	ETH_GREFCLK_H	ETH_GTXCLK_H V9 ENET_CLK125M_GTX_R 65 66
ENET_ENERGYDET Signal	Pin Y1	EXT_05_H	GPIO_16_H AA1 Pin Signal ENET_RESET_L 11
I2_ENET_PVT	U10	ETH_PVT_H	

=PP2V5R3V3_PWRON_I2_ENET 10 65
R8405 1.5K 1% 1/16W MF-LF 402
ENET_MDC 9 11 65
I2_ENET_MDIO 65

=PP3V3_VESTA 67 66 18 10
R8420 10K 5% 1/16W MF-LF 402
Q8420 2N7002DW-X-F SOT-363
ENET_MDIO 9 11 65
NO STUFF
R8421 0 5% 1/16W MF-LF 402

65 10 =PP2V5R3V3_PWRON_I2_ENET
R8410 10K 5% 1/16W MF-LF 402
ENET_ENERGYDET
I2_ENET_PVT
R8400 1K 1% 1/16W MF-LF 402

These GPIOs are referenced to the Ethernet I/O rail

I2 Ethernet Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 84 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK	
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK	
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK	
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0
ENETCONN	ENETCONN	ENETCONN	ENETCONN_0
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1
ENETCONN	ENETCONN	ENETCONN	ENETCONN_1
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2
ENETCONN	ENETCONN	ENETCONN	ENETCONN_2
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3
ENETCONN	ENETCONN	ENETCONN	ENETCONN_3
VESTA_CLK25M_XTAL	XTAL	XTAL	
	XTAL	XTAL	
	XTAL	XTAL	

ENET_CLK125M_GBE_REF_R 66
ENET_CLK125M_RX_R 66
ENET_CLK25M_TX_R 66
ENETCONN_0_P 66 67
ENETCONN_0_N 66 67
ENETCONN_1_P 66 67
ENETCONN_1_N 66 67
ENETCONN_2_P 66 67
ENETCONN_2_N 66 67
ENETCONN_3_P 66 67
ENETCONN_3_N 66 67
VESTA_CLK25M_XTALI 66
VESTA_CLK25M_XTALO 66
VESTA_CLK25M_XTALO_R 66

Page Notes

Power aliases required by this page:
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Net Spacing Type: ENET_MDI

Line To Line:	0.38 mms
Length Tolerance:	50 mils
Primary Max Sep:	5 mils
Secondary Max Sep:	100 mils
Secondary Length:	500 mils

NOTE: Target differential impedance for ENET data pairs is 100 ohms.

Vesta Ethernet LowPwr

Disables Vesta Ethernet Circuit

=PP3V3_VESTA
=PP3V3_ENET
R8580 1K 5% 1/16W MF-LF 402
RC time constant not critical. R < 3.9K to counter internal pulldown.
Q8580 2N7002DW-X-F SOT-363
Q8580 2N7002DW-X-F SOT-363
C8580 0.1uF 20% 10V CERM 402
VESTA_RESET

Circuit ensures Vesta LOWPWR signal is low when Vesta RESET* is asserted, and allows LOWPWR to assert when ethernet link is unpowered.

Vesta Config Straps:

PHYA<4..0> - PHY Address Select
(Internal Pull-downs)

EN_10B - TBI Interface Select
1 - TBI/RTBI Mode
0 - GMII/RGMII Mode
(Internal Pull-down)

RGMIIEN - RGMII Enable
1 - RGMII/RTBI Mode
0 - GMII/TBI Mode
(Internal Pull-down)

FDX - Full-Duplex Select
Sets manual duplex mode bit
(Internal Pull-up)

F1000 - Speed Select
See table below
(Internal Pull-up)

SPD0 - Speed Select
See table below
(Internal Pull-down)

MANMS - Manual Master/Slave Configuration Select
Sets manual master/slave configuration enable bit
(Internal Pull-down)

HUB - Repeater Select
Sets Hub/DTE bit and master/slave configuration value bit
(Internal Pull-down)

ER - Edge Rate Select
1 - Rise time approx. 5 ns
0 - Rise time approx. 4 ns
(Internal Pull-down)

AN_EN - Auto-Negotiation Select
1 - Auto-negotiation enabled
0 - Auto-negotiation disabled
(Internal Pull-up)

TXC_RXC_DELAY
1 - If RGMII Mode enabled, RXC clock and GTXCLK are delayed by 1.9 ns
0 - No clock delay
(Internal Pull-down)

AN_EN	F1000	SPD0	Description
0	0	0	Force 10BASE-T
0	0	1	Force 100BASE-TX
0	1	X	Force 1000BASE-T (test use only)
1	0	0	Auto-negotiate advertise 10BASE-T
1	0	1	Auto-negotiate advertise 10/100BASE-TX
1	1	0	Auto-negotiate advertise 10/100/1000BASE-T
1	1	1	Auto-negotiate advertise 1000BASE-T

Place close to link
R8569 0 5% 1/16W MF-LF 402
ENET_CLK125M_GTX_R → ENET_CLK125M_GTX → GTXCLK

XTALVDD1 BIASVDD1 PLLVDD1

L8520 FERR-EMI-600-OHM SM =PP2V5_ENETFW
PP2V5_VESTA_XTALVDD1 VOLTAGE=2.5V MIN_LINE_WIDTH=0.5 mm MIN_NECK_WIDTH=0.25 mm
C8520 0.001uF 20% 50V CERM 402
C8521 10UF 20% 6.3V X5R 603
L8510 FERR-EMI-600-OHM SM
PP2V5_VESTA_BIASVDD1 VOLTAGE=2.5V MIN_LINE_WIDTH=0.5 mm MIN_NECK_WIDTH=0.25 mm
C8510 0.1uF 20% 10V CERM 402
L8530 FERR-EMI-600-OHM SM =PP1V2_ENETFW
PP1V2_VESTA_PLLVDD1 VOLTAGE=1.2V MIN_LINE_WIDTH=0.5 mm MIN_NECK_WIDTH=0.25 mm
C8530 0.001uF 20% 50V CERM 402
C8531 10uF 20% 6.3V CERM 1206-1 ESR < 0.5 ohms

OMIT
VESTA ENET
U8500 BCM5462 FBGA-200 2 OF 3

=ENET_TXD<0>	B6	TXD[0]
=ENET_TXD<1>	C6	TXD[1]
=ENET_TXD<2>	C7	TXD[2]
=ENET_TXD<3>	D6	TXD[3]
=ENET_TXD<4>	E6	TXD[4]
=ENET_TXD<5>	C5	TXD[5]
=ENET_TXD<6>	B5	TXD[6]
=ENET_TXD<7>	A5	TXD[7]
=ENET_TX_EN	B4	TX_EN
=ENET_TX_ER	C4	TX_ER
=VESTA_MDC	G1	MDC
=VESTA_MDIO	G2	MDIO
VESTA_ENET_LOWPWR	H5	LOWPWR
TP_VESTA_PHYA<0>	L5	PHYA[0]
TP_VESTA_PHYA<1>	L4	PHYA[1]
TP_VESTA_PHYA<2>	L3	PHYA[2]
TP_VESTA_PHYA<3>	L2	PHYA[3]
TP_VESTA_PHYA<4>	L1	PHYA[4]
TP_VESTA_EN_10B	K3	EN_10B
TP_VESTA_RGMIIEN	B8	RGMIIEN
TP_VESTA_FDX	C8	FDX
TP_VESTA_F1000	K4	F1000
TP_VESTA_SPD0	K5	SPD0
TP_VESTA_MANMS	D9	MANMS
TP_VESTA_HUB	A9	HUB
TP_VESTA_ER	H3	ER
TP_VESTA_TEST<0>	M4	TEST[0]
TP_VESTA_TEST<1>	M5	TEST[1]
TP_VESTA_TVCO	N3	TVCO
VESTA_CLK25M_XTALI	N2	XTALI
VESTA_CLK25M_XTALO_R	P2	XTALO

CLK125	D1	ENET_CLK125M_GBE_REF_R
TXC	A6	ENET_CLK25M_TX_R
RXC	C1	ENET_CLK125M_RX_R
RXD[0]	F4	=ENET_RXD_R<0>
RXD[1]	F5	=ENET_RXD_R<1>
RXD[2]	E5	=ENET_RXD_R<2>
RXD[3]	E4	=ENET_RXD_R<3>
RXD[4]	E3	=ENET_RXD_R<4>
RXD[5]	D5	=ENET_RXD_R<5>
RXD[6]	D4	=ENET_RXD_R<6>
RXD[7]	D3	=ENET_RXD_R<7>
RX_DV	D2	=ENET_RX_DV_R
RX_ER	C2	=ENET_RX_ER_R
COL	F3	=ENET_COL_R
CRS	G3	=ENET_CRS_R
RBC0	A3	NC? TP_VESTA_RBC0
RBC1	B3	NC? TP_VESTA_RBC1
TRD+[0]	R4	
TRD-[0]	R5	
TRD+[1]	R7	
TRD-[1]	R6	
TRD+[2]	R8	
TRD-[2]	R9	
TRD+[3]	R11	
TRD-[3]	R10	
INTR*/ENERGYDET	D10	=VESTA_ENERGYDET
SLAVE*/AN_EN	C10	TP_VESTA_AN_EN
QUALITY*/TXC_RXC_DELAY	A8	TP_VESTA_TXC_RXC_DELAY
LINK1*	A10	TP_VESTA_LINKSPD1_L
LINK2*	B11	TP_VESTA_LINKSPD2_L
FDXLED*	B10	TP_VESTA_FDXLED_L
XMTLED*	B12	TP_VESTA_XMTLED_L
ACTLED*	A11	TP_VESTA_ACTLED_L
RDAC1	R1	VESTA_RDAC1_PD

Place close to PHY
R8560 0 5% 1/16W MF-LF 402 =VESTA_CLK125M_GBE_REF
R8561 0 5% 1/16W MF-LF 402 =VESTA_CLK25M_TX
R8562 0 5% 1/16W MF-LF 402 =VESTA_CLK125M_RX

I2BORG SPECIFIC
Not convention-compliant, '=VESTA_' should be replaced with 'ENET_' (6 nets)

R8590 49.9 1% 1/16W MF-LF 402 ENET_MDI0
R8591 49.9 1% 1/16W MF-LF 402
R8592 49.9 1% 1/16W MF-LF 402 ENET_MDI1
R8593 49.9 1% 1/16W MF-LF 402
R8594 49.9 1% 1/16W MF-LF 402 ENET_MDI2
R8595 49.9 1% 1/16W MF-LF 402
R8596 49.9 1% 1/16W MF-LF 402 ENET_MDI3
R8597 49.9 1% 1/16W MF-LF 402
C8590 0.01UF 20% 16V CERM 402
C8592 0.01UF 20% 16V CERM 402
C8594 0.01UF 20% 16V CERM 402
C8596 0.01UF 20% 16V CERM 402
PLACE RESISTORS CLOSE TO PHY

ENETCONN_0_P 66 67
ENETCONN_0_N 66 67
ENETCONN_1_P 66 67
ENETCONN_1_N 66 67
ENETCONN_2_P 66 67
ENETCONN_2_N 66 67
ENETCONN_3_P 66 67
ENETCONN_3_N 66 67

Put crystal circuit close to PHY
VESTA_CLK25M_XTALI 66
VESTA_CLK25M_XTALO_R 66
R8501 0 5% 1/16W MF-LF 402
CRITICAL Y8500 25.0000M 8X4.5MM-SM2
VESTA_CLK25M_XTALO 66
C8500 33pF 5% 50V CERM 402
C8501 33pF 5% 50V CERM 402
CRYSTAL LOAD CAPACITANCE IS 20PF

XTALGND BIASGND PLLGND1
R8509 1.24K 1% 1/16W MF-LF 402

Vesta Ethernet PHY

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 85 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
PROVIDED BY ETHERNET PHY	ENETCONN	ENETCONN	ENET_RJ45_0	ENETRJ45_0_P
	ENETCONN	ENETCONN	ENET_RJ45_0	ENETRJ45_0_N
	ENETCONN	ENETCONN	ENET_RJ45_1	ENETRJ45_1_P
	ENETCONN	ENETCONN	ENET_RJ45_1	ENETRJ45_1_N
	ENETCONN	ENETCONN	ENET_RJ45_2	ENETRJ45_2_P
	ENETCONN	ENETCONN	ENET_RJ45_2	ENETRJ45_2_N
	ENETCONN	ENETCONN	ENET_RJ45_3	ENETRJ45_3_P
	ENETCONN	ENETCONN	ENET_RJ45_3	ENETRJ45_3_N

Page Notes

Power aliases required by this page:
- _PP2V5_ENET
- _GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Ethernet routing priority:
1. Decoupling caps
2. TX SERIES TERMINATION - LOCATE NEAR LINK
3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

NO STUFF
R8620
0
5% 1/10W MF-LF 603

Q8620
TSSOP
SI6467BDQ-E3

10 =PP2V5_ENET
R8621 100K 5% 1/16W MF-LF 402
ENET_CTAP_EN_L
C8620 1000pF 10% 25V X7R 402

66 65 18 10 =PP3V3_VESTA
Q8420 2N7002DW-X-F SOT-363

PP2V5_ENET_CTAP
VOLTAGE=2.5V
MIN_LINE_WIDTH=0.5 mm
MIN_NECK_WIDTH=0.25 mm

C8600 1uF 10% 6.3V CERM 402
C8601 1uF 10% 6.3V CERM 402
C8602 1uF 10% 6.3V CERM 402
C8603 1uF 10% 6.3V CERM 402
Place one cap at each pin of transformer

Transformers should be mirrored on opposite sides of the board

1000BT-824-00275
T8600 XFR-SM CRITICAL
SYM_VER2

66 ENETCONN_0_P → 67 ENETRJ45_0_P
66 ENETCONN_0_N → 67 ENETRJ45_0_N
66 ENETCONN_1_P → 67 ENETRJ45_1_P
66 ENETCONN_1_N → 67 ENETRJ45_1_N
ENET_CTAP0
ENET_CTAP1
NC1 NC2 NC4 NC3 (CHASSIS SIDE / SHIELD SIDE)

1000BT-824-00275
T8601 XFR-SM CRITICAL
SYM_VER2

66 ENETCONN_2_P → 67 ENETRJ45_2_P
66 ENETCONN_2_N → 67 ENETRJ45_2_N
66 ENETCONN_3_P → 67 ENETRJ45_3_P
66 ENETCONN_3_N → 67 ENETRJ45_3_N
ENET_CTAP2
ENET_CTAP3
NC1 NC2 NC4 NC3 (CHASSIS SIDE / SHIELD SIDE)

CRITICAL
J8600 RJ45 RT-TH-LF
Short shielded RJ-45
514-0059

NO STUFF
R8610
0
5% 1/8W MF-LF 805
Place close to connector

R8600 75 5% 1/16W MF-LF 402
R8601 75 5% 1/16W MF-LF 402
R8602 75 5% 1/16W MF-LF 402
R8603 75 5% 1/16W MF-LF 402

C8604 100pF 10% 3KV CERM 1808
ENET_CTAP_COMMON
MIN_LINE_WIDTH=0.6 mm
MIN_NECK_WIDTH=0.25 mm
=GND_CHASSIS_ENET

Ethernet Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

APPLE COMPUTER INC.
SIZE D | DRAWING NUMBER 051-6839 | REV. E
SCALE NONE | SHT 86 OF 115

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
FW_D	FW	FW	
FW_CTL	FW	FW	
FW_LREQ	FW	FW	
	FW	FW	
	FW	FW	
FW_PCLK	CLOCK	CLOCK	
FW_LCLK	CLOCK	CLOCK	
FW_PINT	FW	FW	

FW_D_R<7..0> 6 9 68
FW_CTL_R<1..0> 9 68 71
FW_LREQ_R 9 68 71
FW_LPS_R 9 68 71
FW_LINKON 68 69
FW_CLK98M_PCLK 68 69
FW_CLK98M_LCLK_R 68 69
FW_PINT 68 69

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



I2 FireWire Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 88 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
(PROVIDED BY LINK PAGE)	CLOCK	CLOCK		FW_CLK98M_PCLK_R 69
	CLOCK	CLOCK		FW_CLK98M_LCLK 69
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0_P 69 70
FW_TPA0	FW_TP	FW_TP	FW_TPA0	FW_TPA0_N 69 70
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0_P 69 70
FW_TPB0	FW_TP	FW_TP	FW_TPB0	FW_TPB0_N 69 70
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1_P 69 70
FW_TPA1	FW_TP	FW_TP	FW_TPA1	FW_TPA1_N 69 70
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1_P 69 70
FW_TPB1	FW_TP	FW_TP	FW_TPB1	FW_TPB1_N 69 70
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2_P 69 70
FW_TPA2	FW_TP	FW_TP	FW_TPA2	FW_TPA2_N 69 70
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2_P 69 70
FW_TPB2	FW_TP	FW_TP	FW_TPB2	FW_TPB2_N 69 70
VESTA_CLK24M_XTAL	XTAL	XTAL		VESTA_CLK24M_XTALI 69
	XTAL	XTAL		VESTA_CLK24M_XTALO 69
	XTAL	XTAL		VESTA_CLK24M_XTALO_R 69

Page Notes

Power aliases required by this page:
- =PPFW_PHY_CPS
- =PP3V3_FW
- =PP3V3_ENETFW
- =PP2V5_ENETFW
- =PP1V2_ENETFW

Signal aliases required by this page:
- NONE

BOM options provided by this page:
- VESTA_BILINGUAL_EN12
  If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_DS_ONLY_EN0
  If stuffed, adds external pull-up to counter internal pull-down in Vesta. See straps table for more information.
- VESTA_PORT1_DISABLE
  If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_PORT2_DISABLE
  If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.
- VESTA_PWR_CLASS_0
  If stuffed, adds external pull-down to counter internal pull-up in Vesta. See straps table for more information.

Net Spacing Type: FW_TP

Line To Line: 0.38 mms
Length Tolerance: 100 mils
Primary Max Sep: 7.5 mils
Secondary Max Sep: 100 mils
Secondary Length: 500 mils

NOTE: Target differential impedance for FW data pairs is 110 ohms.

Vesta Config Straps:

DS_ONLY_EN12 - Port 1&2 Data/Strobe
1 - Port 1&2 Data/Strobe mode only
0 - Port 1&2 Bilingual mode
(Internal Pull-up)
DS_ONLY_EN0 - Port 0 Data/Strobe
1 - Port 0 Data/Strobe mode only
0 - Port 0 Bilingual mode
(Internal Pull-down)
PORT1_ENABLE - Port 1 Enable
1 - Port 1 Enabled
0 - Port 1 Disabled (saves power)
(Internal Pull-up)
PORT2_ENABLE - Port 2 Enable
1 - Port 2 Enabled
0 - Port 2 Disabled (saves power)
(Internal Pull-up)
PWR_CLASS - FireWire Power Class
1 - Sets Power Class to 0x4
0 - Sets Power Class to 0x0
(Internal Pull-up)



Vesta FireWire PHY		
SYNC_MASTER=MARIAS	SYNC_DATE=08/24/2005	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6839	E
	SCALE: NONE	SHT 89 OF 115	

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR
PROVIDED BY	FW	FW	FW_PORT1_TPA_FL
	FW	FW	FW_PORT1_TPA_FL
	FW	FW	FW_PORT1_TPB_FL
	FW	FW	FW_PORT1_TPB_FL
PHY	FW	FW	FW_PORT2_TPA_FL
	FW	FW	FW_PORT2_TPA_FL
	FW	FW	FW_PORT2_TPB_FL
PAGE	FW	FW	FW_PORT2_TPB_FL

FW_PORT1_TPA_P_FL
FW_PORT1_TPA_N_FL
FW_PORT1_TPB_P_FL
FW_PORT1_TPB_N_FL
FW_PORT2_TPA_P_FL
FW_PORT2_TPA_N_FL
FW_PORT2_TPB_P_FL
FW_PORT2_TPB_N_FL

Page Notes

Power aliases required by this page:
- _PPFW_PORT1
- _PPFW_PORT2
- _PPFW_PORT3
- _PP3V3_FW
- _GND_CHASSIS_FW_PORT1
- _GND_CHASSIS_FW_PORT2
- _GND_CHASSIS_FW_PORT3

Signal aliases required by this page:
(NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:
(NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)

Termination

Place close to FireWire PHY



3rd TPA/TPB pair unused



ESD Rail



Cable Power

"Snapback" & "Late VG" Protection



AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b V1.33

Cable Power



"Snapback" & "Late VG" Protection





FireWire Ports

SYNC_MASTER=MARIAS-PDIFF SYNC_DATE=06/02/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 90 OF 115	

DRAWING
TITLE=PLASMA
ABBREV=DRAWING
LAST_MODIFIED=Wed Nov 2 16:09:22 2005

Place series terminators approximately halfway between Vesta and NB.
(They should probably be slightly closer to Vesta than the NB.).





FireWire Series Term

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	91	115

ELECTRICAL_CONSTRAINT_SET	NET_TYPE SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2_P<0> 11 72
USB2_0	USB2	USB2	USB2_I2_0	USB2_I2_N<0> 11 72
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2_P<1> 6 72
USB2_1	USB2	USB2	USB2_I2_1	USB2_I2_N<1> 6 72
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2_P<2> 11 72
USB2_2	USB2	USB2	USB2_I2_2	USB2_I2_N<2> 11 72
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2_P<3> 6 72
USB2_3	USB2	USB2	USB2_I2_3	USB2_I2_N<3> 6 72
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2_P<4> 11 72
USB2_4	USB2	USB2	USB2_I2_4	USB2_I2_N<4> 11 72
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2_P<5> 11 72
USB2_5	USB2	USB2	USB2_I2_5	USB2_I2_N<5> 11 72
USB2_I2_XTAL	XTAL	XTAL		I2_CLK30M_USB2_XOUT_R 72
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XOUT 72
(USB2_I2_XTAL)	XTAL	XTAL		I2_CLK30M_USB2_XIN 72

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB

Signal aliases required by this page:
- =RP92xxPy (pinswappable USB pulldowns)

BOM options provided by this page:
(NONE)

Net Spacing Type: USB2

Line To Line:	19.5 mils
Length Tolerance:	50 mils
Primary Max Sep:	7.5 mils
Secondary Max Sep:	100 mils
Secondary Length:	500 mils

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.





I2 USB Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 92 OF 115	

NET_TYPE				
ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	DIFFERENTIAL_PAIR	
J30	USB2	USB2	USB2_NEC_0	USB2_NEC_P<0> 11 73
J31	USB2	USB2	USB2_NEC_0	USB2_NEC_N<0> 11 73
J37	USB2	USB2	USB2_NEC_1	USB2_NEC_P<1> 11 73
J32	USB2	USB2	USB2_NEC_1	USB2_NEC_N<1> 11 73
J33	USB2	USB2	USB2_NEC_2	USB2_NEC_P<2> 11 73
J35	USB2	USB2	USB2_NEC_2	USB2_NEC_N<2> 11 73
J36	USB2	USB2	USB2_NEC_3	USB2_NEC_P<3> 11 73
J34	USB2	USB2	USB2_NEC_3	USB2_NEC_N<3> 11 73
ELECTRICAL_CONSTRAINT_SET PROVIDED BY I2 PAGES				
J40 USB2_NEC_XTAL	XTAL	XTAL		NEC_CLK30M_XT1 73
J41	XTAL	XTAL		NEC_CLK30M_XT2 73
J42	XTAL	XTAL		NEC_CLK30M_XT2_R 73

Page Notes

Power aliases required by this page:
- =PP3V3_PWRON_USB2

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
USB2_NEC

Net Spacing Type: USB2

NOTE: Target differential impedance for USB2 data pairs is 90 ohms.

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL,CER,30.0000MHZ,LW PROF,8X4.5MM,SMD	Y9345	CRITICAL	USB2_NEC

Y9345 LOAD CAPACITANCE IS 16pF

USB2_NEC L9335 FERR-EMI-100-OHM — =PP3V3_PWRON_USB2 → PP3V3_PWRON_NEC_AVDD, VOLTAGE=3.3V, MIN_LINE_WIDTH=0.5 mm, MIN_NECK_WIDTH=0.25 mm

USB2_NEC R9335 4.7 5% 1/10W MF-LF 603

USB2_NEC C9335 10uF 20% 6.3V X5R 603

USB2_NEC C9336 0.1uF 20% 10V CERM 402

USB2_NEC C9337 0.1uF 20% 10V CERM 402

USB2_NEC C9320 10uF 20% 6.3V X5R 603

USB2_NEC C9321 0.1uF 20% 10V CERM 402

USB2_NEC C9322 0.1uF 20% 10V CERM 402

USB2_NEC C9323 0.1uF 20% 10V CERM 402

USB2_NEC C9324 0.1uF 20% 10V CERM 402

USB2_NEC C9325 0.1uF 20% 10V CERM 402

USB2_NEC C9326 0.1uF 20% 10V CERM 402

USB2_NEC C9327 0.1uF 20% 10V CERM 402

USB2_NEC C9328 0.1uF 20% 10V CERM 402

USB2_NEC C9329 0.1uF 20% 10V CERM 402

USB2_NEC C9330 0.1uF 20% 10V CERM 402

P2 P3 P12 A13 A12 A3 E2 N8 L13 J13 H13 F13 D13 C12 H4 D7 → VDD

M10 N12 → AVDD

USB2_NEC CRITICAL U7500 NEC_uPD720101_USB2 FBGA-LF

=PP3V3_PWRON_USB2

USB2_NEC R9310 10K 5% 1/16W MF-LF 402

USB2_NEC RP9310 10K 5% 1/16W SM-LF

USB2_OC<0> B12 OCI1
USB2_OC<1> B11 OCI2
USB2_OC<2> B10 OCI3
USB2_OC<3> A10 OCI4
USB2_OC<4> B9 OCI5

TP_USB2_PWREN<0> C12 PPON1
TP_USB2_PWREN<1> A11 PPON2
TP_USB2_PWREN<2> C11 PPON3
TP_USB2_PWREN<3> C10 PPON4
TP_USB2_PWREN<4> A9 PPON5

=PP3V3_PWRON_USB2

USB2_NEC R9340 1.5K 5% 1/16W MF-LF 402
USB2_NEC R9341 1.5K 5% 1/16W MF-LF 402

NEC_NC1_PU P6 NC1
NEC_NC2_PU M6 NC2

NEC_CLK30M_XT1 L9 XT1/SCLK
NEC_CLK30M_XT2_R P8 XT2

USB2_NEC R9345 100 5% 1/16W MF-LF 402

OMIT CRITICAL Y9345 30.0000M 8X4.5MM-SM

NEC_CLK30M_XT2 73

USB2_NEC C9345 22pF 5% 50V CERM 402

USB2_NEC C9346 22pF 5% 50V CERM 402

VSS B1 N1 P10 H11 H1 B11 A2 D2 M2 N11 B13 M11 L12 H12 D12 G4 J11 F11 D8

USB2_NEC R9339 0 5% 1/10W MF-LF 603

AVSS AVSS(R) N11

USB2_NEC R9300 39.2 1% 1/16W MF-LF 402
RSDM1 M14 USB_NEC_N<0>
DM1 M13 (USB2_NEC_N<0>) → USB2_NEC_N<0> 11 73
DP1 L14 (USB2_NEC_P<0>) → USB2_NEC_P<0> 11 73
RSDP1 K13 USB_NEC_P<0>

USB2_NEC R9301 39.2 1% 1/16W MF-LF 402

USB2_NEC R9302 39.2 1% 1/16W MF-LF 402
RSDM2 K14 USB_NEC_N<1>
DM2 K12 (USB2_NEC_N<1>) → USB2_NEC_N<1> 11 73
DP2 J14 (USB2_NEC_P<1>) → USB2_NEC_P<1> 11 73
RSDP2 J12 USB_NEC_P<1>

USB2_NEC R9303 39.2 1% 1/16W MF-LF 402

USB2_NEC R9304 36 1% 1/16W MF-LF 402
RSDM3 H11 USB_NEC_N<2>
DM3 G11 (USB2_NEC_N<2>) → USB2_NEC_N<2> 11 73
DP3 G13 (USB2_NEC_P<2>) → USB2_NEC_P<2> 11 73
RSDP3 G14 USB_NEC_P<2>

USB2_NEC R9305 36 1% 1/16W MF-LF 402

USB2_NEC R9306 36 1% 1/16W MF-LF 402
RSDM4 F12 USB_NEC_N<3>
DM4 F14 (USB2_NEC_N<3>) → USB2_NEC_N<3> 11 73
DP4 E12 (USB2_NEC_P<3>) → USB2_NEC_P<3> 11 73
RSDP4 E14 USB_NEC_P<3>

USB2_NEC R9307 36 1% 1/16W MF-LF 402

RSDM5 E13 NC
DM5 D14
DP5 C13
RSDP5 C14 NC

REF P11 NEC_RREF_PD

USB2_NEC R9338 9.09K 1% 1/16W MF-LF 402

Tie to GND at ball N11

GND_NEC_AVSS_R VOLTAGE=0V MIN_LINE_WIDTH=0.5 mm MIN_NECK_WIDTH=0.25 mm

USB2_NEC RP9300 15K 5% 1/16W SM-LF
=RP9300P8 =RP9300P7 =RP9300P6 =RP9300P5

USB2_NEC RP9301 15K 5% 1/16W SM-LF
=RP9301P8 =RP9301P7 =RP9301P6 =RP9301P5

NEC USB2 Interface

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 93 OF 115	

AUDIO BOARD CONNECTOR

Place all shorts at output of 3.3V and 5V regulator



Audio Board Connector

SYNC_MASTER=N/A SYNC_DATE=N/A

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E
SCALE: NONE	SHT 100 OF 115	

AGP

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    AGP                 401         *           0.4 MM          =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_SPACING_RULE
    AGP_STB             601         *           0.6 MM           2.5 MM             =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    AGP                 *           =STANDARD           =60_OHM_SE          =60_OHM_SE          =60_OHM_SE
TABLE_PHYSICAL_RULE
    AGP_STB             *           =STANDARD           =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
```

CLOCK

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    CLOCK               251         *           0.25 MM         =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    CLOCK               *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

ENET (Ethernet Digital)

```
TABLE_SPACING_RULE                                                                                                  TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_RULE                                                                                                  TABLE_SPACING_ASSIGNMENT
    ENET_SELF       =STANDARD   *           =STANDARD           =STANDARD           =STANDARD           =STANDARD           =STANDARD           ENET                ENET                *           ENET_SELF
TABLE_SPACING_RULE
    ENET                201         *           0.2 MM          =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    ENET                *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

FW (FireWire Digital)

```
TABLE_SPACING_RULE                                                                                                  TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_RULE                                                                                                  TABLE_SPACING_ASSIGNMENT
    FW_SELF         =STANDARD   *           =STANDARD           =STANDARD           =STANDARD           =STANDARD           =STANDARD           FW                  FW                  *           FW_SELF
TABLE_SPACING_RULE
    FW                  201         *           0.2 MM          =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    FW                  *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

I2C

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    I2C                 201         *           0.2 MM          =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    I2C                 *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

MaxBus

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    MAXBUS              151         *           0.15 MM         =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    MAXBUS              *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

PCI

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    PCI             =STANDARD       *           =STANDARD           =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    PCI                 *           =STANDARD           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

RAM

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    RAM                 201         *           0.2 MM          =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_SPACING_RULE
    RAM_DIFF            251         *           0.25 MM          2.5 MM             =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    RAM                 *           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
TABLE_PHYSICAL_RULE
    RAM_DIFF            *           =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
```

UATA

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    UATA                151         *           0.15 MM         =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    UATA                *           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

USB2

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    USB2                501         *           0.50 MM          3.81 MM            =90_OHM_DIFF        =90_OHM_DIFF        =90_OHM_DIFF
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    USB2                *           =90_OHM_DIFF        =90_OHM_DIFF        =90_OHM_DIFF        =90_OHM_DIFF
```

AUDIO

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    AUDIO               251         *           0.25 MM         =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    AUDIO               *           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

I2S

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    I2S                 251         *           0.25 MM         =STANDARD           =STANDARD           =STANDARD           =STANDARD
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    I2S                 *           =50_OHM_SE          =50_OHM_SE          =50_OHM_SE          =50_OHM_SE
```

ENETCONN

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    ENETCONN            501         *           0.50 MM          3.81 MM            =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    ENETCONN            *           =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF       =100_OHM_DIFF
```

FW_TP

```
TABLE_SPACING_RULE

TABLE_SPACING_RULE
    FW_TP               501         *           0.50 MM          3.81 MM            =110_OHM_DIFF       =110_OHM_DIFF       =110_OHM_DIFF
TABLE_PHYSICAL_RULE

TABLE_PHYSICAL_RULE
    FW_TP               *           =110_OHM_DIFF       =110_OHM_DIFF       =110_OHM_DIFF       =110_OHM_DIFF
```

I2_FBCLK / XTAL

```
TABLE_SPACING_ASSIGNMENT

TABLE_SPACING_ASSIGNMENT
    I2_FBCLK            *           *           CLOCK
TABLE_SPACING_ASSIGNMENT
    XTAL                *           *           CLOCK
TABLE_PHYSICAL_ASSIGNMENT

TABLE_PHYSICAL_ASSIGNMENT
    I2_FBCLK            *           CLOCK
TABLE_PHYSICAL_ASSIGNMENT
    XTAL                *           CLOCK
```

Spacing & Physical Constraints

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT OF
NONE	110 115

```
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        DVO     151     *       0.15 MM     =STANDARD     =STANDARD     =STANDARD     =STANDARD
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        DVO     *       =STANDARD     =50_OHM_SE     =50_OHM_SE     =50_OHM_SE
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        TV      151     *       =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE
TABLE_SPACING_RULE
        TV      151     *       =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE
TABLE_SPACING_RULE
        TV_CONN 151     *       =TV     =TV     =TV     =TV     =TV
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        TV      *       =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE
TABLE_PHYSICAL_RULE
        TV_CONN *       =TV     =TV     =TV     =TV
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        VGA     151     *       =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE
TABLE_SPACING_RULE
        VGA_CONN 151    *       =VGA     =VGA     =VGA     =VGA     =VGA
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        VGA     *       =75_OHM_SE     =75_OHM_SE     =75_OHM_SE     =75_OHM_SE
TABLE_PHYSICAL_RULE
        VGA_CONN *      =VGA     =VGA     =VGA     =VGA
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        LVDS    151     *       =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        LVDS    *       =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        TMDS    251     *       0.25 MM     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF
TABLE_SPACING_RULE
        TMDS_CONN =TMDS *       =TMDS     =TMDS     =TMDS     =TMDS     =TMDS
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        TMDS    *       =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF
TABLE_PHYSICAL_RULE
        TMDS_CONN *     =TMDS     =TMDS     =TMDS     =TMDS
TABLE_SPACING_RULE
TABLE_SPACING_RULE
        THERM   251     *       0.25 MM     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF     =100_OHM_DIFF
TABLE_PHYSICAL_RULE
TABLE_PHYSICAL_RULE
        THERM   *       Y       0.25 MM     =100_OHM_DIFF     =100_OHM_DIFF
```

DVO

S-VIDEO

VGA

LVDS

TMDS

THERM

Spacing & Physical Constraints 2

SYNC_MASTER=MARIAS SYNC_DATE=08/24/2005

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT OF
NONE	111 115

```
*** Signal Cross-Reference for the entire design ***

1V5RUN_EN          16A6<> 26C6<
1V8RUN_EN_L        16A4<> 26B4<>
1V8_1V5PWRON_EN_L  26D4<
1V20_REF           12C7< 14C8<
1V65_REF           13A5<
1_5V_BOOST         16C6<>
1_5V_BST           16C5<>
1_5V_DH            16C6<>
1_5V_DL            16B6<>
1_5V_FB            16B7<
1_5V_ILIM          16C5<>
1_5V_LX            16B5<>
1_8V_BOOST         16C4<>
1_8V_BST           16C4<>
1_8V_DH            16C3<>
1_8V_DL            16B3<>
1_8V_FB            16B4<
1_8V_ILIM          16C5<>
1_8V_LX            16B3<>
1_8V_PVDD_STD      51C1<
2V5PWRON_EN_L      26D4<
2V5RUN_EN_L        17A5<> 26C6<
3V3RUN_EN_L        15B3<> 26C5<
3V_BG              15C4<>
3V_BOOST           15C4<>
3V_BOOST_ESR       15D3<>
3V_ITH             15C4<>
3V_ITH_RC          15C3<
3V_PMU_VTAP        14B3<
3V_RSNS            15D2<
3V_RUNSS           15C4<
3V_SNSM            15C4<
3V_SNSP            15C4<
3V_SW              15C4<>
3V_TG              15D4<>
3V_VOSNS           15C4<>
5V3V3PWRON_EN_L    26D6<
5V3VPWRON_EN_L_RC  15B6<
5VRUNHD_EN_L       15B5<> 26D5<
5VRUN_EN_L         15A5<> 26D5<
5VTPAD_EN_L        26D4<
5V_BG              15C5<>
5V_BOOST           15C5<>
5V_BOOST_ESR       15D6<>
5V_ITH             15C5<>
5V_ITH_RC          15C6<
5V_RSNS            15D7<
5V_RUNSS           15C5<
5V_SNSM            15C5<
5V_SNSP            15C5<
5V_SW              15C5<>
5V_TG              15C5<>
5V_VOSNS           15C5<>
1625_BG            14C5<>
1625_BST           14C5<
1625_BST_ESR       14C5<>
1625_COMP          13D2< 14C6<
1625_DIV           14C8<
1625_ENABLE        14D7<>
1625_ENABLE_L      14D7<>
1625_FCB           14C6<
1625_INTVCC        14C5<>
1625_RUNSS         14C6<
1625_SGND          14B7<>
1625_TG            14C5<>
1625_VFB           14B5<>
1625_VIN           14C6<
1625_VSW           14C4<>
1772_ACIN          13B5<
1772_ACOK_L        13B5<> 13C4<>
1772_BST           13B4<>
1772_BST_ESR       13C3<
1772_CCI           13B5<>
1772_CCS           13B5<
1772_CCV           13B5<>
1772_CCV_RC        13B5<
1772_CELLS         13B4<
1772_CLS           13A4<
1772_CSIN          13B4<>
1772_CSIP          13B4<>
1772_CSSN          13C5<
1772_CSSP          13C5<
1772_DCIN          13B5<
1772_DHI           13B4<>
1772_DLO           13B4<>
1772_DLOV          13B4<>
1772_GND           13A5<>
1772_ICHG          13B5<>
1772_ICTL          13B5<>
1772_IINP          13B5<
1772_LDO           13C4<>
1772_LX            13B4<>
1772_REF           13B5<>
1772_VCTL          13B5<
1778_BG            45C5<>
1778_BST           45C5<>
1778_BST_RC        45C4<>
1778_FCB           45C6<
1778_GND           45B6<>
1778_ION           45C5<
1778_ITH           45C6<>
1778_ITH_RC        45C7<
1778_TG            45C5<>
1778_VFB           45C5<
1778_VRNG          45C6<
3707_FCB           15C5<
3707_FSET          15C5<
3707_INTVCC        15D5<>
3707_SGND          15C7<>
3707_STBYMD        15C5<>
=1V8_1V5PWRON_EN_L  16C8<> 26D3>
=1V8_1V5PWRON_PGOOD  16C6> 26B8<
=2V5PWRON_EN_L     17C7<> 26D3>
=2V5PWRON_PGOOD    17C4> 26B8<
=5V3V3PWRON_EN_L   15B6<> 26D5>
=5V3VPWRON_PGOOD   15C4<> 26B8<
=5VPWRONTPAD_EN_L  15A8<> 26D3>
=ADT7467_THERM_L   11B3> 27C2<
=AGP_GPU_RESET_L   11C7> 44D4<
=AGP_VREF          11C7> 44B2<
=CLK33M_TBEN_SYNC  11D1> 21A5< 21D6>
=CPU0_MAX1717_AB_SEL  11A3> 36A7< 36C7<
=CPU0_VID_AB_SEL   11A3> 36D3<>
=CPU_HRESET_L      11B3> 34A8< 34C6< 34D4<
=ENET_COL_R        11A6> 66B3>
=ENET_CRS_R        11A6> 66B3>
=ENET_RXD_R<0>     66C3>
=ENET_RXD_R<7..0>  11A6>
=ENET_RXD_R<1>     66C3>
=ENET_RXD_R<2>     66C3>
=ENET_RXD_R<3>     66C3>
=ENET_RXD_R<4>     66C3>
=ENET_RXD_R<5>     66C3>
=ENET_RXD_R<6>     66C3>
=ENET_RXD_R<7>     66C3>
=ENET_RX_DV_R      11A6> 66C3>
=ENET_RX_ER_R      11A6> 66B3>
=ENET_TXD<0>       66C6<
=ENET_TXD<7..0>    11A6>
=ENET_TXD<1>       66C6<
=ENET_TXD<2>       66C6<
=ENET_TXD<3>       66C6<
=ENET_TXD<4>       66C6<
=ENET_TXD<5>       66C6<
=ENET_TXD<6>       66C6<
=ENET_TXD<7>       66C6<
=ENET_TX_EN        11A6> 66C6<
=ENET_TX_ER        11A6> 66B6<
=FTP_GND           7C5> 7C5> 7C7> 10D2>
=FTP_SLEEP_LED     7C5> 74C2>
=FWPWR_PWRON       18C8<> 26D3>
=GND_CHASSIS_DVI1  2D4> 57D3<>
=GND_CHASSIS_DVI2  2D4> 57C3<>
=GND_CHASSIS_DVI3  2D4> 57C2<
=GND_CHASSIS_DVI4  2D4> 57B2<
=GND_CHASSIS_DVI_HOLE  2D2<> 2D4>
=GND_CHASSIS_ENET  2D4> 67A2<>
=GND_CHASSIS_FW_EMI  2D4> 70A1<
=GND_CHASSIS_FW_HOLE  2D1<> 2D4>
=GND_CHASSIS_FW_PORT1  2D4> 70C1<>
=GND_CHASSIS_FW_PORT2  2D4> 70A2<>
=GND_CHASSIS_INVERTER1  2C4> 56B3<
=GND_CHASSIS_INVERTER2  2C4> 56A2<
=GND_CHASSIS_INV_GND_CLIP  2D1<> 2D4>
=GND_CHASSIS_LCD1  2D4> 56C5<>
=GND_CHASSIS_LCD2  2D4> 56C6<
=GND_CHASSIS_LCD3  2D4> 56B6<
=GND_CHASSIS_LCD4  2D4> 56A5<>
=GND_CHASSIS_SVIDEO_HOLE  2D1<> 2D4>
=GND_CHASSIS_TV    2D4> 57A7<>
=GPUVCORE_PGOOD    26A8< 45C6>
=GPU_AGP_VREF      11C7> 44B4<
=I2C_ADT7467_SCL   8B1> 27C4<
=I2C_ADT7467_SDA   8B1> 27C4<>
=I2C_AUDIO_SCL     7A7> 8D1> 74B3<>
=I2C_AUDIO_SDA     7A7> 8D1> 74B3<>
=I2C_BATT_SCL      8B4> 12A5<
=I2C_BATT_SDA      8B4> 12A5<
=I2C_DS1775_SCL    7C5> 8B1> 30C6<>
=I2C_DS1775_SDA    7C5> 8B1> 30C6<>
=I2C_GPU_TMDS_SCL  8A5< 51B3<>
=I2C_GPU_TMDS_SDA  8A5< 51B3<>
=I2C_I2_NB_SCL     8C3< 22C2<
=I2C_I2_NB_SDA     8C3< 22C2<
=I2C_I2_SB_SCL     8D3< 22C2<
=I2C_I2_SB_SDA     8D3< 22B2<
=I2C_PMU_SCL       8C5< 25C5<>
=I2C_PMU_SDA       8C5< 25C5<>
=I2C_PMU_SMB_SCL   8B5< 25C5<>
=I2C_PMU_SMB_SDA   8B5< 25C5<>
=I2C_SI_M_SCL      8A4> 54B6<
=I2C_SI_M_SDA      8A4> 54B6<
=I2C_SI_S_SCL      8A4> 55B6<
=I2C_SI_S_SDA      8A4> 55B6<
=I2C_SODIMM_SCL    8C1> 40A6<> 41A6<>
=I2C_SODIMM_SDA    8C1> 40A6<> 41A6<>
=I2VCORE_PGOOD     20C4> 26B8<
=I2_AGP_FBCLK_IN   21C5> 43A5<
=I2_AGP_VREF       11C7> 43B5<
=I2_MAXBUS_FBCLK_IN  21D1> 32A6<
=I2_PCI_FBCLK_IN   21B5> 59A5<
=I2_STOPCPU_L      11B3> 22A5<
=I2_STOPXTAL_L     11B3> 22A5<
=JTAG_BBANGER_TCK  9D8< 25B5<>
=JTAG_BBANGER_TDI  9D8< 25B5<>
=JTAG_BBANGER_TMS  9D8< 25B5<>
=JTAG_BBANGER_TRST_L  9D8< 25C5<>
=JTAG_CPU0_TCK     9D5> 34D6<
=JTAG_CPU0_TDI     9D6> 34D6<
=JTAG_CPU0_TDO     9D6< 34D6>
=JTAG_CPU0_TMS     9D5> 34D6<
=JTAG_CPU0_TRST_L  9D5> 34D6<
=JTAG_I2_TCK       9B6> 22B5<
=JTAG_I2_TDI       9C6> 22B5<
=JTAG_I2_TDO       9C6< 22B2<
=JTAG_I2_TMS       9B6> 22B5<
=JTAG_I2_TRST_L    9B6> 22A5<
=JTAG_VESTA_TCK    9A6> 18A6<
=JTAG_VESTA_TDI    9A6> 18A6<
=JTAG_VESTA_TDO    9A6< 18A6>
=JTAG_VESTA_TMS    9A6> 18A6<
=JTAG_VESTA_TRST_L  9A6> 18A6<
=MAXBUS_CPU0_CLK   11D4> 33C1< 33D6>
=PCI_AIRPORT_GNT_L  11D1> 60C3<>
=PCI_AIRPORT_IDSEL  11C1> 60C7<
=PCI_AIRPORT_INT_L  11C1> 60B3<>
=PCI_AIRPORT_REQ_L  11D1> 60C5<>
=PCI_AIRPORT_RESET_L  11C1> 60C3<>
=PCI_CBUS_GNT_L    11C1> 61A7<
=PCI_CBUS_IDSEL    11C1> 61B8<
=PCI_CBUS_INT_L    11C1> 61A7<>
=PCI_CBUS_REQ_L    11C1> 61A7<
=PCI_CBUS_RESET_L  11C1> 61A7<
=PCI_CLK33M_AIRPORT  11D1> 60B5<> 60D6>
=PCI_CLK33M_CBUS   11C1> 61A7< 61D1>
=PCI_CLK33M_USB2   11C1> 62B5< 62D6>
=PCI_CLK33M_ZDBOUT_R<0>  11D4< 23B4> 23D6>
=PCI_CLK33M_ZDBOUT_R<1>  11C4< 23B4> 23D6>
=PCI_CLK33M_ZDBOUT_R<2>  11C4< 23B4> 23D6>
=PCI_CLK33M_ZDBOUT_R<3>  11B4< 23B4> 23D6>
=PCI_CLK33M_ZDB_IN  11D1> 23B5< 23D6>
=PCI_USB2_GNT_L    11C1> 62B5<
=PCI_USB2_IDSEL    11B1> 62B6<
=PCI_USB2_INT_L    11B1> 62B7<
=PCI_USB2_REQ_L    11C1> 62B5>
=PCI_USB2_RESET_L  11B1> 62A7<
=PP1V2_ENETFW      10D4> 66D2< 69C1< 69D5<
=PP1V2_VESTA       10D4> 18B7<
=PP1V2_VESTA_REG   10D6< 18C1<
=PP1V05R1V3_GPU_VCORE  10A6> 46D6<
=PP1V5R1V8_MAXBUS  10A1> 21C8< 32D1< 33A5< 33B8<
           33C8< 34B5< 34B7< 34C4< 34C4< 34D4<
=PP1V5R1V8_PWRON_I2_MAXBUS  10A4> 32A5<
=PP1V5R1V8_RUN_I2_MAXBUS  10A1> 32B5<
=PP1V5R3V3_DVO_VREF  47C1> 54A2<
=PP1V5_AGP         10A6> 43A5< 43C1< 44B2< 44B7<
           44C6< 47C2<
=PP1V5_GPU         10A1> 10A8<
=PP1V5_GPU_DVO     10A6> 47C2<
=PP1V5_GPU_PWRSEQ  10A6> 52C4<>
=PP1V5_GPU_VDD15   10A6> 46B5<>
=PP1V5_I2_AGP      10A4> 43C7<
=PP1V5_PWRON_I2PLL_LDO  10D3< 20B3<>
=PP1V5_PWRON_I2_PLL  10D1> 19C5<
=PP1V5_PWRON_I2_USBPLL  10D1> 72C7<
=PP1V5_PWRON_REG   10A6<> 16B8<>
=PP1V5_PWRON_RUNFET  10A4> 16A8<>
=PP1V5_RUN_RUNFET  10A3< 16A6<>
=PP1V8R2V5_GPU_FB_VIO  10A6> 47C8< 48A8<
=PP1V8_FB_VDD      10A6> 49D5> 49D8< 50D5< 50D8<
=PP1V8_FB_VDDQ     10A6> 49D5> 49D8< 50D5< 50D8<
=PP1V8_GPU         10A1> 10A8<
=PP1V8_GPU_AVDD    10A8< 53C2<
=PP1V8_GPU_DVO     10A6> 47C2<
=PP1V8_GPU_LVDS_PLL  47C2< 51D1>
=PP1V8_GPU_MEMVMODE  10A6> 48A6<
=PP1V8_GPU_PANEL_IO  10A6> 47B2<
=PP1V8_GPU_PWRSEQ  10A6> 52D4<>
=PP1V8_GPU_TPVDD   10A8< 53D4<
=PP1V8_PWRON_DDR2  10A4> 40B8< 40C3< 40D4<> 40D6<>
           41C3< 41D4<> 41D6<>
=PP1V8_PWRON_I2_RAM  10A4> 38D3<
=PP1V8_PWRON_REG   10A6<> 16C1<>
=PP1V8_PWRON_RUNFET  10A4> 16B5<>
=PP1V8_RAM_I2_VREF  10A1> 38A6<
=PP1V8_RUN_RUNFET  10A3< 16A3<>
=PP1V8_RUN_TBEN_SYNC  10A1> 21B5<
=PP2V5R3V3_PWRON_I2_ENET  10B5> 65B6< 65C3< 65C7<
=PP2V5_ENET        10A4> 67C6<>
=PP2V5_ENETFW      10D4> 66D2< 69D1< 69D5<
=PP2V5_GPU         10B1> 10B8<
=PP2V5_GPU_A2VDD   10A6> 53B2<
=PP2V5_GPU_LVDS_IO  10B6> 47B1<
=PP2V5_GPU_PVDD    10B6> 51D3<
=PP2V5_GPU_PWRSEQ  10B6> 52D4<>
=PP2V5_PWRON_REG   10A6<> 17C2<
=PP2V5_PWRON_RUNFET  10A4> 17B5<>
=PP2V5_RUN_PCI1510  10B1> 61C8<
=PP2V5_RUN_RUNFET  10B3< 17B4<>
=PP2V5_VESTA       10D4> 18B2<
=PP2V5_VESTA_LDO   10D6< 18D1<>
=PP2V7R5V5_PWRON_I2VCORE  10B4> 20D7<
=PP2V8_GPU_LVDDR_LDO  10B8< 52B1<>
=PP2V8_GPU_LVDS_IO  10B6> 47A1<
=PP3V3_ADT7467     10B4> 27D5<
=PP3V3_AGP         10B6> 43D1< 44B4< 44C7<
=PP3V3_ALL_A29_DET  10C6> 12D3<>
=PP3V3_ALL_AC_DETECT  10C6> 12C7<>
=PP3V3_ALL_BATT0_DET  10B6> 12B7<
=PP3V3_ALL_BATT_CHGR  10C6> 13A6<> 13A8< 13C8<
=PP3V3_ALL_DEBUG   10B6> 24C3<>
=PP3V3_ALL_HALL_EFFECT  10C6> 30D6<
=PP3V3_ALL_LTC1625_SW  10C6> 14C7<>
=PP3V3_ALL_PBUS_ILIM  10C6> 13C3< 13D4<
=PP3V3_ALL_PMU     10C6> 24A7< 24D7< 25B6< 25C8<
           25D5<
=PP3V3_ALL_PWRSEQ  10B6> 26B7<> 26D5<
=PP3V3_ALL_VREG    10C8< 14A2<
=PP3V3_AUDIO_MUTESEQ  10B5< 22B2< 22D7<
=PP3V3_BATT_IMON   10B6> 12A5<
=PP3V3_DDC_DVI     10B1> 57B4<> 57D2<>
=PP3V3_DDC_LCD     7B7> 10B1> 56C7<>
=PP3V3_ENET        10A5> 66B7<>
=PP3V3_ENETFW      10D4> 69D1<
=PP3V3_FW          10D4> 69A8< 69B2< 70A8<
=PP3V3_GPU         10B1> 10B8<
=PP3V3_GPU_CLOCKS  10B1> 52B8< 52C8<
=PP3V3_GPU_GPIOS   10B6> 51A7< 51B8< 53C4<
=PP3V3_GPU_PWRSEQ  10B6> 52D2<>
=PP3V3_GPU_VDDR3   10B6> 47D3<
=PP3V3_I2_PCISLOTEGPIOS  10B5< 22B7<
=PP3V3_PCI         10B1> 59D1<
=PP3V3_PCI_AIRPORT  10B1> 60C3<>
=PP3V3_PCI_ROM     10B5< 58B6< 58C5<>
=PP3V3_PCI_USB2    10B3< 62B6<
=PP3V3_PCI_ZDB     10B3< 23C5<
=PP3V3_PWRON_AUDIO_AVDD  10B4> 74B7<
=PP3V3_PWRON_BT    10B4> 60C6<>
=PP3V3_PWRON_CPUVCORE_OFFSET  10B3> 36B7<
=PP3V3_PWRON_CPUVCORE_VID  10B4> 36C8< 36D6<
=PP3V3_PWRON_DS1775  10B4> 30D6<
=PP3V3_PWRON_I2_AGPPCI  10B5< 19A5<
=PP3V3_PWRON_I2_IO1  10B5< 19C5<
=PP3V3_PWRON_I2_IO2  10B5< 19B5<
=PP3V3_PWRON_I2_MAXBUS  10B4> 19B5<
=PP3V3_PWRON_I2_MISC  10B5< 22B6< 22C7<
=PP3V3_PWRON_INVERTER  10B4> 56B4<
=PP3V3_PWRON_JTAG_ASIC  9C8< 10B5<
=PP3V3_PWRON_LCD   10B4> 56C8<>
=PP3V3_PWRON_LEFT_ALS  7B5> 10B4> 31C3<>
=PP3V3_PWRON_LTC3412  10B4> 17D6<
=PP3V3_PWRON_MMM   10B4> 29C6<
=PP3V3_PWRON_MODEM  10B4> 30B4<>
=PP3V3_PWRON_PMU   10B4> 25B8<
=PP3V3_PWRON_PWRSEQ  10B5< 26C5< 26C7<>
=PP3V3_PWRON_REG   10B6<> 15D1<
=PP3V3_PWRON_RT_ALS  10B5< 28D5<
=PP3V3_PWRON_RUNFET  10B4> 15B2<>
=PP3V3_PWRON_TPS2211  10B4> 61D4<
=PP3V3_PWRON_USB2  10A4> 73B6< 73C6< 73D5<
=PP3V3_PWRON_VDDSPD  10B5< 40A6<> 41A4<> 41A6<>
=PP3V3_PWRON_VGASYNC  10B4> 57C2< 57C2<
=PP3V3_RUN_AUDIO   7A7> 10B3> 74B3<>
=PP3V3_RUN_FANTACH  10B1> 27D2<
=PP3V3_RUN_FWPORTPWRSW  10B1> 18C8<
=PP3V3_RUN_HDD     10B1> 64B8< 64C7<
=PP3V3_RUN_KEYBRD_LED  10B1> 28B6<
=PP3V3_RUN_PCI1510_R  10B1> 61D7<
=PP3V3_RUN_PWRSEQ  10B3< 26B7<
=PP3V3_RUN_RUNFET  10B3< 15B1<>
=PP3V3_RUN_SI      10B1> 54C2< 54C3< 54C5< 55C3<
           55D3< 55D3<
=PP3V3_VESTA       10D4> 18A2< 18A6< 18A8< 65C2<>
           66C7< 67C6<>
=PP3V3_VESTA_1V2REG  10D4> 18C5<
=PP3V3_VESTA_2V5REG  10D4> 18D3<>
=PP3V3_VESTA_REG   10D6< 18D3<
=PP4V85_ALL_A29_DET  10C6> 12D4<
=PP4V85_ALL_VREG   10C8< 14B4<>
=PP5V_FAN1_PWR     7C5> 10C1> 31B4<>
=PP5V_FAN2_PWR     7C5> 10C1> 31B3<>
=PP5V_PWRON_AUDIO_AVDD  10C4> 74C7<>
=PP5V_PWRON_AUDIO_PVDD  10C4> 74C7<>
=PP5V_PWRON_CPUVCORE_PWRSEQ  10C3> 36C8<
=PP5V_PWRON_CPUVCORE_VDD  10C4> 36C6<>
=PP5V_PWRON_GPUVCORE_PWRPLAY  10C3> 45B5<
=PP5V_PWRON_INVERTER  10B4> 56C4<>
=PP5V_PWRON_LEFT_USB  7B5> 10C4> 31C3<>
=PP5V_PWRON_LTC1625_EXTVCC  10C4> 14D7<>
=PP5V_PWRON_LTC1778_GPU_EXTVCC  10C3> 45D6<
=PP5V_PWRON_LTC3707_EXTVCC  10C4> 15D5<
=PP5V_PWRON_MAX1715_VDD  10C4> 16D5<>
=PP5V_PWRON_PMU_SUPPLY  10C4> 14B4<>
=PP5V_PWRON_PWRSEQ  10C4> 26D7<
=PP5V_PWRON_REG    10C6<> 15D8<
=PP5V_PWRON_RIGHT_USB  7B5> 10C4> 31B7<>
=PP5V_PWRON_RUNFET  10C4> 15B5<>
=PP5V_PWRON_SLEEPLED  10B4> 24B7<
=PP5V_PWRON_TPS2211  10C4> 61D4<
=PP5V_PWRON_TRACKPAD  10B4> 15B8<>
=PP5V_RUN_DVI_DDC  10C1> 57D4<
=PP5V_RUN_FANPWM   10C1> 27D2<
=PP5V_RUN_HDD      7B7> 10C1> 64B5<> 64B8<
=PP5V_RUN_HDDFET   10C3< 15B4<>
=PP5V_RUN_KEYBRD_LED  10C1> 28B5<
=PP5V_RUN_ODD      7B7> 10C1> 64C4<
=PP5V_RUN_PWRSEQ   10C1> 26A7< 26C8<
=PP5V_RUN_RUNFET   10C3< 15A4<>
=PP5V_SUPERCAP     14A4< 31A6<
=PP5V_TPAD         10C1> 30D6<
=PP5V_TPAD_FET     10C3< 15A6<>
=PP12V8_LTC1625_VREG  10D8< 14C3<>
=PP12V8_PBUSB_HOLDUP_CAPS  10D6> 31D3<
=PP12V8_PBUS_PMU_SUPPLY  10D6> 14A7<>
=PP14VR24V_ALL_PBUS_A  10D8< 13D5<
=PP24V_ADAPTER_CONN  10C8< 31D7<>
=PP24V_ADAPTER_PMU_SUPPLY  10C6> 14A7<
=PP24V_ADAPTER_RAW  10C6> 12D8<>
=PP24V_PBUSA_HOLDUP_CAPS  10D6> 31D5<
=PPAVDD_CPU0       10C1> 35B6<
=PPBUS_DVI_PWRSW   10C6> 57A4<>
=PPBUS_FWPWRSW     10D6> 18D8<
=PPBUS_FW_FET      10D6< 18D5<>
=PPBUS_INVERTER    10D6> 56C3<
=PPBU_RUN_FW       10C1> 18D6<>
=PPFW_P3V3VESTA    10D4> 18D6<>
=PPFW_PHY_CPS      10D4> 69C5<
=PPFW_PORT1        10D4> 70D3<
=PPFW_PORT2        10D4> 70B4<
=PPI2C_GPU         8B5< 10B1>
=PPI2C_I2_NB       8C2< 10B5<
=PPI2C_I2_SB       8D2< 10B3<
=PPI2C_SYS0        8B5< 10C6>
=PPI2C_SYS1        8C5< 10B5<
=PPJTAG_CPU        9D8< 10A1>
=PPVBATT_BATT      10C6> 13D2<
=PPVBATT_BATTERY_PMU_SUPPLY  10C6> 14A7<
=PPVBATT_BATT_PBUSA  10D8< 13D2<>
=PPVBATT_BATT_PBUSB  10D8< 13D1<
=PPVBATT_BATT_VSNS  10C8< 12B6<
=PPVBATT_ISNS_N    10C8< 12B4<>
=PPVCORE_CPU0      10C4> 35C4< 35C8< 35D4<
=PPVCORE_CPU_ADT7467  10C4> 27C4<
=PPVCORE_CPU_REG   10C6< 36C1<
=PPVCORE_GPU_REG   10A8< 45C3<>
=PPVCORE_PWRON_I2  10A6> 19D6<
=PPVCORE_PWRON_I2_REG  10A8<> 20C2<
=PPVIN_ALL_BATT_CHGR  10D6> 13C2<>
=PPVIN_ALL_LTC1625  10D6> 14D3<>
=PPVIN_ALL_LTC3707  10D6> 15D5<>
=PPVIN_ALL_MAX1715  10D6> 16C3<> 16C7<> 16D5<
=PPVIN_BATT_CHRG_VSNS  10C6> 13A4<
=PPVIN_CPU0_AVDD   10B3< 37C7<
=PPVIN_CPUVCORE_MAX1717  10D6> 36D4<>
=PPVIN_GPU_LVDDR_LDO  10B6> 52B4<
=PPVIN_LTC1778_GPU  10D6> 45D5<>
=PPVIN_PWRON_I2PLLVDD  10A4> 20B6<>
=PPVIO_BU_BATT     7B5> 10D8< 31B6<>
=PPVIO_PCI_USB2    10B3< 62D5<
=PPVOUT_BATT_CHRG  13B1>
=PPVOUT_BU_BATT    7B5> 10D8< 31A6<
=PPVOUT_CPU0_AVDD  10C3< 37C3<
=PPVREF_PMU        10B6> 25B5<
=RAM_VREF_A        40A6> 40D2< 40D6<>
=RAM_VREF_B        40A6> 41D2< 41D6<>
=ROM_PWD_L         11A4> 58B6<
=RP1150P1          6D7> 11D8<
=RP1150P2          6D7> 11D8<
=RP1150P3          6D7> 11D8<
=RP1150P4          6D7> 11D8<
=RP1150P5          6D7< 11D7<
=RP1150P6          6D7< 11D7<
=RP1150P7          6D7< 11D7<
=RP1150P8          6D7< 11D7<
=RP1151P1          6D7> 11D8<
=RP1151P2          6D7> 11C8<
=RP1151P3          6D7> 11C8<
=RP1151P4          6D7> 11C8<
=RP1151P5          6D7< 11C7<
=RP1151P6          6D7< 11C7<
=RP1151P7          6D7< 11C7<
=RP1151P8          6D7< 11D7<
=RP3510P1          6B7> 32D2<
=RP3510P2          6B7> 32D2<
=RP3510P3          6B7> 32D2<
=RP3510P4          6B7> 32D2<
=RP3511P1          6B7> 32D2<
=RP3511P2          6B7> 32D2<
=RP3511P3          6B7> 32C2<
=RP3511P4          6B7> 32C2<
=RP3512P1          6B7> 32C2<
=RP3512P2          6B7> 32C2<
=RP3512P3          6B7> 32C2<
=RP3512P4          6B7> 32C2<
=RP3513P2          6B7> 32B2<
=RP3513P3          6B7> 32B2<
=RP3513P4          6B7> 32B2<
=RP3514P1          6A7> 32B2<
=RP3514P2          6A7> 32B2<
=RP3514P3          6A7> 32B2<
=RP5610P1          6B5> 43B2<
=RP5610P2          6B5> 43C2<
=RP5610P3          6B5> 43C2<
=RP5610P4          6B5> 43C2<
=RP5611P1          6B5> 43B2<
=RP5611P2          6B5> 43C2<
=RP5611P3          6B5> 43C2<
=RP5611P4          6B5> 43C2<
=RP6720P1          6D4> 54C8<
=RP6720P2          6D4> 54B8<
=RP6720P3          6D4> 54B8<
=RP6720P4          6D4> 54B8<
=RP6720P5          6D4< 54B7<
=RP6720P6          6D4< 54B7<
=RP6720P7          6D4< 54B7<
=RP6720P8          6D4< 54C7<
=RP6721P1          6D4> 54B8<
=RP6721P2          6D4> 54B8<
=RP6721P3          6D4> 54B8<
=RP6721P4          6D4> 54B8<
=RP6721P5          6D4< 54B7<
=RP6721P6          6D4< 54B7<
=RP6721P7          6D4< 54B7<
=RP6721P8          6D4< 54B7<
=RP6722P1          6C4> 54A8<
=RP6722P2          6C4> 54A8<
=RP6722P3          6C4> 54A8<
=RP6722P4          6C4> 54A8<
=RP6722P5          6C4< 54A7<
=RP6722P6          6C4< 54A7<
=RP6722P7          6C4< 54A7<
=RP6722P8          6C4< 54A7<
=RP6723P1          6C4> 54A8<
=RP6723P2          6C4> 54A8<
=RP6723P3          6C4> 54A8<
=RP6723P4          6C4> 54A8<
=RP6723P5          6C4< 54A7<
=RP6723P6          6C4< 54A7<
=RP6723P7          6C4< 54A7<
=RP6723P8          6C4< 54A7<
=RP6821P1          6C4> 55B8<
=RP6821P2          6C4> 55B8<
=RP6821P3          6C4> 55B8<
=RP6821P4          6C4> 55B8<
=RP6821P5          6C4< 55B7<
=RP6821P6          6C4< 55B7<
=RP6821P7          6C4< 55B7<
=RP6821P8          6C4< 55B7<
=RP6822P1          6C4> 55B8<
=RP6822P2          6C4> 55A8<
=RP6822P3          6C4> 55A8<
=RP6822P4          6C4> 55A8<
=RP6822P5          6C4< 55A7<
=RP6822P6          6C4< 55A7<
=RP6822P7          6C4< 55A7<
=RP6822P8          6C4< 55B7<
=RP6823P1          6C4> 55A8<
=RP6823P2          6C4> 55A8<
=RP6823P3          6B4> 55A8<
=RP6823P4          6B4> 55A8<
=RP6823P5          6B4< 55A7<
=RP6823P6          6B4< 55A7<
=RP6823P7          6C4< 55A7<
=RP6823P8          6C4< 55A7<
=RP7250P1          6B5> 59D2<
=RP7250P2          6B5> 59D2<
=RP7250P3          6B5> 59D2<
=RP7250P4          6B5> 59D2<
=RP7251P1          6B5> 59C2<
=RP7251P2          6A5> 59C2<
=RP7251P3          6A5> 59C2<
=RP7251P4          6A5> 59C2<
=RP8150P1          6C7> 63D2<
=RP8150P2          6C7> 63D2<
=RP8150P3          6C7> 63D2<
=RP8150P4          6C7> 63D2<
=RP8150P5          6C7< 63D1<>
=RP8150P6          6C7< 63D1<>
=RP8150P7          6C7< 63D1<>
=RP8150P8          6C7< 63D1<>
=RP8151P1          6C7> 63D2<
=RP8151P2          6C7> 63D2<
=RP8151P3          6C7> 63D2<
=RP8151P4          6C7> 63C2<
=RP8151P5          6C7< 63C1<>
=RP8151P6          6C7< 63D1<>
=RP8151P7          6C7< 63D1<>
=RP8151P8          6C7< 63D1<>
=RP8152P1          6C7> 63C2<
=RP8152P2          6C7> 63C2<
=RP8152P3          6C7> 63C2<
=RP8152P4          6C7> 63C2<
=RP8152P5          6C7< 63C1<>
=RP8152P6          6C7< 63C1<>
=RP8152P7          6C7< 63C1<>
=RP8152P8          6C7< 63C1<>
=RP8153P1          6C7> 63C2<
=RP8153P2          6C7> 63C2<
=RP8153P3          6C7> 63C2<
=RP8153P4          6C7> 63C2<
=RP8153P5          6C7< 63C1<>
=RP8153P6          6C7< 63C1<>
=RP8153P7          6C7< 63C1<>
=RP8153P8          6C7< 63C1<>
=RP8154P1          6C7> 63C2<
=RP8154P2          6C7> 63B2<
=RP8154P3          6B7> 63B2<
=RP8154P4          6B7> 63B2<
=RP8154P5          6B7< 63B1<>
=RP8154P6          6B7< 63B1<>
=RP8154P7          6C7< 63B1<>
=RP8154P8          6C7< 63C1>
=RP9100P1          6A7> 71C6<
=RP9100P2          6A7> 71C6<
=RP9100P3          6A7> 71C6<
=RP9100P4          6A7> 71C6<
=RP9100P5          6A7< 71C4<
=RP9100P6          6A7< 71C4<
=RP9100P7          6A7< 71C4<
=RP9100P8          6A7< 71C4<
=RP9101P1          6A7> 71C6<
=RP9101P2          6A7> 71C6<
=RP9101P3          6A7> 71C6<
=RP9101P4          6A7> 71C6<
=RP9101P5          6A7< 71C4<
=RP9101P6          6A7< 71C4<
=RP9101P7          6A7< 71C4<
=RP9101P8          6A7< 71C4<
=RP9210P5          6B4< 72A4<
=RP9210P6          6B4< 72A4<
=RP9210P7          6B4< 72A4<
=RP9210P8          6B4< 72A4<
=RP9211P5          6B4< 72A4<
=RP9211P6          6B4< 72A4<
=RP9211P7          6B4< 72A4<
=RP9211P8          6B4< 72A4<
=RP9212P5          6B4< 72A4<
=RP9212P6          6B4< 72A4<
=RP9212P7          6B4< 72A4<
=RP9212P8          6B4< 72A4<
=RP9300P5          6B4< 73B1<
=RP9300P6          6B4< 73B1<
=RP9300P7          6B4< 73B1<
=RP9300P8          6B4< 73B1<
=RP9301P5          6A4< 73B1<
=RP9301P6          6A4< 73B1<
=RP9301P7          6A4< 73B1<
=RP9301P8          6A4< 73B1<
=SI_TMDS_RESET_L   11C7> 54B6< 55B6<
=SLEEP_LED_CONN    11A3> 74B3<>
=SLEEP_LED_IOUT    11A5< 24B6<
=SPI_I2_CLK        22A5<
=SPI_I2_MISO       22B2>
=SPI_I2_MOSI       22B5<
=SPI_I2_REQ        11A5< 22A7< 22C5<
=SYSCLK_TBEN_SYNC  11D4> 21A5< 21D6>
=TPS2211_SHDN_L    10B3< 61D5<
=VCORE_PGOOD       26B5<> 36B4>
=VESTA_CLK25M_TX   11A6> 66C2>
=VESTA_CLK125M_GBE_REF  11A6> 66C2>
=VESTA_CLK125M_RX  11A6> 66C2>
=VESTA_ENERGYDET   11A6> 66B3>
=VESTA_MDC         11A6> 66B6<
=VESTA_MDIO        11A6> 66B6<>
A29_CLS_ADJ        13A5<>
A29_CURRENT_ADJ    13C4<>
A29_DETECT         12D1< 13A5<> 13C4<>
A29_DET_L          12C2<
A29_DET_REF        12C2<
AB_SEL_LOW         36A6<>
AC_DET_DIV         12C7<
AC_ENABLE_GATE     12D5<>
AC_ENABLE_L        12C5<>
AC_GTR_18V         13C3<>
ADAPTER_I_REG      13D3<>
ADT7467_ADR_ENABLE_L  27C2<>
AGP8X_DET_PU       44B6<
AGP_AD<0>          43D3< 44D6<>
AGP_AD<15..0>      43D6>
AGP_AD<1>          43D3< 44D6<>
AGP_AD<2>          43C3< 44C6<>
AGP_AD<3>          43C3< 44C6<>
AGP_AD<4>          43C3< 44C6<>
AGP_AD<5>          43C3< 44C6<>
AGP_AD<6>          43C3< 44C6<>
AGP_AD<7>          43C3< 44C6<>
AGP_AD<8>          43C3< 44C6<>
AGP_AD<9>          43C3< 44C6<>
AGP_AD<10>         43C3< 44C6<>
AGP_AD<11>         43C3< 44C6<>
AGP_AD<12>         43C3< 44C6<>
AGP_AD<13>         43C3< 44C6<>
AGP_AD<14>         43C3< 44C6<>
AGP_AD<15>         43C3< 44C6<>
AGP_AD<16>         43C3< 44C6<>
AGP_AD<31..16>     43D6>
AGP_AD<17>         43C3< 44C6<>
AGP_AD<18>         43C3< 44C6<>
AGP_AD<19>         43C3< 44C6<>
AGP_AD<20>         43C3< 44C6<>
AGP_AD<21>         43B3< 44C6<>
AGP_AD<22>         43B3< 44C6<>
AGP_AD<23>         43B3< 44C6<>
AGP_AD<24>         43B3< 44C6<>
AGP_AD<25>         43B3< 44C6<>
AGP_AD<26>         43B3< 44C6<>
AGP_AD<27>         43B3< 44C6<>
AGP_AD<28>         43B3< 44B6<>
AGP_AD<29>         43B3< 44B6<>
AGP_AD<30>         43B3< 44B6<>
AGP_AD<31>         43B3< 44B6<>
AGP_AD_STB0_N      43B2< 43C3< 43D6> 44B4<>
AGP_AD_STB0_P      43B2< 43C3< 43D6> 44B4<>
AGP_AD_STB1_N      43A2< 43B3< 43D6> 44B4<>
AGP_AD_STB1_P      43B2< 43B3< 43D6> 44B4<>
AGP_ATI_RESET_L    44C4<
AGP_BUSY_L         43D2< 43D5< 44B4>
AGP_CBE_L<0>       43C3< 44C4<>
AGP_CBE_L<1..0>    43D6>
AGP_CBE_L<1>       43C3< 44C4<>
AGP_CBE_L<2>       43B3< 44C4<>
AGP_CBE_L<3..2>    43D6>
AGP_CBE_L<3>       43B3< 44C4<>
AGP_CLK66M_GPU     11C7< 44C4< 44D6>
AGP_CLK66M_GPU_R   11C8< 43D3< 43D6>
AGP_DEVSEL_L       6B6< 43C5< 43D6> 44C4<>
AGP_FRAME_L        6B6< 43D5< 43D6> 44C4<>
AGP_GNT_L          6B6< 43C6> 43D3< 44C4<
AGP_INT_L          22D5< 43C2< 44C4>
AGP_IRDY_L         6B6< 43C5< 43D6> 44C4<>
AGP_PAR            43C6> 43D5< 44C4>
AGP_PIPE_L         43B2< 43C5< 43C6>
AGP_RBF_L          6B6< 43C5< 43C6> 44B4>
AGP_REQ_L          6B6< 43C6> 43D5< 44C4<
AGP_SBA<0>         43C5< 44B6>
AGP_SBA<7..0>      43D6>
AGP_SBA<1>         43C5< 44B6>
AGP_SBA<2>         43C5< 44B6>
AGP_SBA<3>         43C5< 44B6>
AGP_SBA<4>         43C5< 44B6>
AGP_SBA<5>         43C5< 44B6>
AGP_SBA<6>         43C5< 44B6>
AGP_SBA<7>         43C5< 44B6>
AGP_SB_STB_N       43A2< 43C5< 43D6> 44B4<>
AGP_SB_STB_P       43B2< 43C5< 43D6> 44B4<>
AGP_ST<0>          43B3< 44B4<
AGP_ST<3..0>       43D6>
AGP_ST<1>          43B3< 44B4<
AGP_ST<2>          43B3< 44B4<
AGP_STOP_L         6B6< 43C5< 43C6> 44C4<>
AGP_SUS_STAT_L_PU  44B4<>
AGP_TRDY_L         6B6< 43C5< 43C6> 44C4<>
AGP_VREF           11C8<
AGP_WBF_L          43B2< 43C5< 43C6> 44B4>
AIRPORT_CLKRUN_L_PD  60C4<>
ALS_0_OUT          7B5> 25A6> 31C4<>
ALS_1_OUT          25A6> 28D3<
ALS_GAIN_BOOST     7B5> 25A6> 28C5<> 31B3<>
ANALOG_AC_DET      12C3<
ATI_AGP_FBSKEW<0>  51B5<>
ATI_AGP_FBSKEW<1>  51B5<>
ATI_BUS_CFG<0>     51B5<>
ATI_BUS_CFG<1>     51B5<>
ATI_BUS_CFG<2>     51B5<>
ATI_CLK27M         51C3< 52C6< 52D6>
ATI_CLK27M_R       52C6< 52D6>
ATI_CLK27M_SS      51B5<> 52A5< 52D6>
ATI_CLK27M_SSIN    52A6< 52C5< 52D6>
ATI_CLK27M_SS_R    52A6<> 52D6>
ATI_DBI_HI_PU      44B6<>
ATI_DBI_LO_PU      44B6<>
ATI_MEMTYPE        51A7< 51B5<>
ATI_OSC_OE         52C7<
ATI_PVDD_BYP       51D2<>
ATI_R2SET          53B6<>
ATI_RSET           53B6<>
ATI_X1CLK_SKEW<0>  51B5<>
ATI_X1CLK_SKEW<1>  51B5<>
AUDIO_CODEC_RESET_L  7A7> 22C5< 74B3<>
AUDIO_EXT_MCLK_SEL  7A7> 22C5< 74B4<>
AUDIO_GPIO_11      7A7> 22C5< 74B5<
AUDIO_I2S_DTIB_SEL  7A7> 22C5< 74B4<>
AUDIO_LI_DET_L     7A7> 22D5< 74B4<>
AUDIO_LI_OPTICAL_PLUG_L  7A7> 22D5< 74B4<>
AUDIO_LO_DET_L     7A7> 22C5< 74B4<>
AUDIO_LO_MUTE      22C7<>
AUDIO_LO_MUTE_L    7A7> 22C6<> 74B4<>
AUDIO_LO_OPTICAL_PLUG_L  7A7> 22C5< 74B4<>
AUDIO_SPDIFRX_RESET_L  7A7> 22C5< 74B3<>
AUDIO_SPDIF_RXERR_INT  74B4<>
AUDIO_SPKR_MUTE    22B2<>
AUDIO_SPKR_MUTE_L  7A7> 22B1<> 74B4<>
BATT0_DET_L        12A7<>
BATTV_HIGH         13B7<>
BATTV_LOW          13B8<>
BATT_14PBUS_EN     13C1<>
BATT_14V_GATE      13C1<>
BATT_24PBUS_EN     13C2<>
BATT_24V_GATE      13C1<>
BATT_CLK           12A7<>
BATT_DATA          12A7<>
BATT_DIV           13A5<
BATT_ISNS          12A3< 25A3>
BATT_ISNS_R        12A4<>
BATT_LOW           13A6<>
BATT_LOW_L         13B6<>
BKFD_PROT_EN_L     13C8<>
BKFD_PROT_GATE     13D8<>
BRIGHT_PWM         7B7> 56B2<>
BRIGHT_PWM_F       56B3<>
CBUS_ADDR<0>       61B1< 61B4>
CBUS_ADDR<1>       61B1< 61B4>
CBUS_ADDR<2>       61B1< 61B4>
CBUS_ADDR<3>       61B1< 61B4>
CBUS_ADDR<4>       61B1< 61B4>
CBUS_ADDR<5>       61B1< 61B4>
CBUS_ADDR<6>       61B1< 61B4>
CBUS_ADDR<7>       61B1< 61B4>
CBUS_ADDR<8>       61B1< 61B4>
CBUS_ADDR<9>       61B1< 61B4>
CBUS_ADDR<10>      61B4> 61C1<
CBUS_ADDR<11>      61B1< 61B4>
CBUS_ADDR<12>      61B1< 61B4>
CBUS_ADDR<13>      61B1< 61B4>
CBUS_ADDR<14>      61B1< 61B4>
CBUS_ADDR<15>      61B1< 61B4>
CBUS_ADDR<16>      61B1< 61B4<
CBUS_ADDR<17>      61B2< 61B4>
CBUS_ADDR<18>      61B2< 61B4>
CBUS_ADDR<19>      61B2< 61B4>
CBUS_ADDR<20>      61B2< 61B4>
CBUS_ADDR<21>      61B2< 61B4>
CBUS_ADDR<22>      61A4> 61B2<
CBUS_ADDR<23>      61A4> 61B2<
CBUS_ADDR<24>      61A4> 61B2<
CBUS_ADDR<25>      61A4> 61B2<
CBUS_ADDR_16_R     61B5<>
CBUS_BVD1_L        61A2< 61C4<
CBUS_BVD2_L        61B2< 61C4<
CBUS_CE1_L         61C1< 61C4>
CBUS_CE2_L         61B2< 61B4>
CBUS_DATA<0>       61A1< 61A4<>
CBUS_DATA<1>       61A1< 61A4<>
CBUS_DATA<2>       61A1< 61A4<>
CBUS_DATA<3>       61A4<> 61C1<
CBUS_DATA<4>       61A4<> 61C1<
CBUS_DATA<5>       61A4<> 61C1<
CBUS_DATA<6>       61A4<> 61C1<
CBUS_DATA<7>       61A4<> 61C1<
CBUS_DATA<8>       61A2< 61A4<>
CBUS_DATA<9>       61A2< 61A4<>
CBUS_DATA<10>      61A2< 61A4<>
CBUS_DATA<11>      61A4<> 61C2<
CBUS_DATA<12>      61A4<> 61C2<
CBUS_DATA<13>      61A4<> 61C2<
CBUS_DATA<14>      61A4<> 61C2<
CBUS_DATA<15>      61A4<> 61C2<
CBUS_DET_1_L       61C2< 61C4<
CBUS_DET_2_L       61A2< 61C4<
CBUS_INPACK_L      61B2< 61B4<
CBUS_IORD_L        61B2< 61C4>
CBUS_IOWR_L        61B2< 61C4>
CBUS_MFUNC1_PD     61A7<> 61A7<
CBUS_MFUNC2_PD     61A7<> 61A7<
CBUS_MFUNC3_PD     61A7<> 61A7<
CBUS_MFUNC4_PD     61A7<> 61A7<
CBUS_MFUNC5_PD     61A7<> 61A7<
CBUS_MFUNC6_PD     61A7<> 61A7<
CBUS_OE_L          61B1< 61C4>
CBUS_READY         61B1< 61C4<
CBUS_REG_L         61B2< 61C4>
CBUS_RESET_L       61B2< 61C4>
CBUS_SUSPEND_PU    61A7< 61B7<
CBUS_VCCD0_L       61C5<>
CBUS_VCCD1_L       61C5<>
CBUS_VPPD0         61C5<>
CBUS_VPPD1         61C5<>
CBUS_VS1           61B2< 61C4<>
CBUS_VS2           61B2< 61C4<>
CBUS_WAIT_L        61B2< 61B4<
CBUS_WE_L          61B1< 61C4>
CBUS_WP_L          61A1< 61B4<
CHARGE_DISABLE     13A7<>
CLKLVDS_L_N        7C7> 53A7> 53C1> 56B5<>
CLKLVDS_L_P        7C7> 53A7> 53C1> 56B5<>
CLKLVDS_U_N        7C7> 53B7> 53D1> 56B5<>
CLKLVDS_U_P        7C7> 53B7> 53D1> 56B5<>
COMM_DTR_L         24C2<>
COMM_RTS_L         24C2<>
COMP_DISABLE       57A4<>
COMP_ENABLE        57A3<>
COMP_RC            14C6<
CPU0_BMODE0_L      34C7< 34D4<
CPU0_BMODE1_L      34A8< 34D4<
CPU0_DFS2_L        34A8< 34D4<>
CPU0_DFS4_L        34A8< 34D4<>
CPU0_EXT_QUAL      34A6< 34D4<
CPU0_L1TSTCLK      34A6< 34D6<
CPU0_L2TSTCLK      34A8< 34D6<
CPU0_LVRAM_L       34A8< 34D4<>
CPU0_MAX1717_AB_SEL  11A4
CPU0_PLL_CFG<0>    34D1< 34D6<
CPU0_PLL_CFG<1>    34D1< 34D6<
CPU0_PLL_CFG<2>    34D1< 34D6<
CPU0_PLL_CFG<3>    34D1< 34D6<
CPU0_PLL_CFG<4>    34D1< 34D6<
CPU0_PLL_CFG<5>    34D1< 34D4<>
CPU0_PULLDOWN      33C3<>
CPU0_SMI_L         34A6< 34D4<
CPU0_SRESET_L      34A6< 34D4<
CPU0_TEMP          25A6>
CPU0_VID_AB_SEL    11A4
CPU1_TEMP          25A6>
CPUVCORE_VSENSE_R  36C2<>
CPU_AVDD_EN        26B5<> 37C6<>
CPU_BVSEL<0>       34C6< 34D6<
CPU_BVSEL<1>       34B6< 34D4<>
CPU_CHKSTP_OUT_L   33B1<> 34B8<
CPU_LSSD_MODE_L    34B8< 34D6<
CPU_MCP_L          34A8< 34D4<
CPU_PMON_IN_L      34A8< 34D4<
CPU_VCORE_SNUB     36B3<
CURRENT_THRESHOLD  13C4<
CY25811_S0         52A6<
CY25811_S1         52A6<
DVI_DDC_CLK        57D2<>
DVI_DDC_CLK_UF     57B4<> 57C3<>
DVI_DDC_DATA       57C2<>
DVI_DDC_DATA_UF    57C3<>
DVI_HPD            57C2<>
DVI_HPD_DIV        57A4<
DVI_HPD_UF         57A5< 57C3<>
DVI_TURN_ON        57B4<>
DVI_TURN_ON_BASE   57B2<>
DVI_TURN_ON_ILIM   57B3<
ENETCONN_0_N       66B1<> 66D6> 67C5<>
ENETCONN_0_P       66B1<> 66D6> 67C5<>
ENETCONN_1_N       66B1<> 66D6> 67B5<>
ENETCONN_1_P       66B1<> 66D6> 67C5<>
ENETCONN_2_N       66B1<> 66D6> 67B5<>
ENETCONN_2_P       66B1<> 66D6> 67B5<>
ENETCONN_3_N       66B1<> 66D6> 67B5<>
ENETCONN_3_P       66B1<> 66D6> 67B5<>
ENETRJ45_0_N       67C4<> 67D6>
ENETRJ45_0_P       67C4<> 67D6>
ENETRJ45_1_N       67B4<> 67D6>
ENETRJ45_1_P       67C4<> 67D6>
ENETRJ45_2_N       67B4<> 67D6>
ENETRJ45_2_P       67B4<> 67D6>
ENETRJ45_3_N       67B4<> 67D6>
ENETRJ45_3_P       67B4<> 67D6>
ENET_CLK25M_TX     11A7< 65C5< 65D6>
ENET_CLK25M_TX_R   66C4<> 66D6>
ENET_CLK125M_GBE_REF  11A7< 65B5< 65D6>
ENET_CLK125M_GBE_REF_R  66C4<> 66D6>
ENET_CLK125M_GTX   66C6<
ENET_CLK125M_GTX_R  65B3< 65D6> 66C7<
ENET_CLK125M_RX    11A7< 65C5< 65D6>
ENET_CLK125M_RX_R  66C4<> 66D6>
ENET_COL           9B3> 11A7< 65B5< 65D6>
ENET_CRS           9B3> 11A7< 65B5< 65D6>
ENET_CTAP0         67C4<>
ENET_CTAP1         67C4<>
ENET_CTAP2         67B4<>
ENET_CTAP3         67B4<>
ENET_CTAP_COMMON   67A3<
ENET_CTAP_EN_L     67C6<>
ENET_ENERGYDET     65B5<
ENET_MDC           9B3> 11A7< 65C3< 65D6>
ENET_MDI0          66A3<
ENET_MDI1          66A2<
ENET_MDI2          66A2<
ENET_MDI3          66A2<
ENET_MDIO          9B3> 11A7< 65C1<> 65D6>
ENET_RESET_L       11A8< 65B3<
ENET_RXD<0>        65B5<
ENET_RXD<3..0>     65D6>
ENET_RXD<7..0>     9B3> 11A7<
ENET_RXD<1>        65B5<
ENET_RXD<2>        65B5<
ENET_RXD<3>        65B5<
ENET_RXD<4>        65B5<
ENET_RXD<7..4>     65D6>
ENET_RXD<5>        65B5<
ENET_RXD<6>        65B5<
ENET_RXD<7>        65B5<
ENET_RX_DV         9B3> 11A7< 65B5< 65D6>
ENET_RX_ER         9B3> 11A7< 65B5< 65D6>
ENET_TXD<7..0>     9B3> 11A7
ENET_TXD_R<0>      65B3<
ENET_TXD_R<3..0>   65D6>
ENET_TXD_R<7..0>   11A8<
ENET_TXD_R<1>      65B3<
ENET_TXD_R<2>      65B3<
ENET_TXD_R<3>      65B3<
ENET_TXD_R<4>      65B3<
ENET_TXD_R<7..4>   65D6>
ENET_TXD_R<5>      65B3<
ENET_TXD_R<6>      65B3<
ENET_TXD_R<7>      65B3<
ENET_TX_EN         9B3> 11A7
ENET_TX_EN_R       11A8< 65B3< 65D6>
ENET_TX_ER         9B3> 11A7
ENET_TX_ER_R       11A8< 65B3< 65D6>
EXT_TMDS_CLK_CMF   54D2<
EXT_TMDS_D0_CMF    54D1<
EXT_TMDS_D1_CMF    54D2<
EXT_TMDS_D2_CMF    54C1<
FAN1_PWM           7C5> 27C1<> 31B4<>
FAN1_TACH          7C5> 27C1< 31B4<>
FAN2_PWM           7C5> 27C1<> 31B3<>
FAN2_TACH          7C5> 27C1< 31B3<>
FAN2558_ADJ_CPU0   37C5<>
FAN2558_EN_CPU0    37C5<>
FB_4_85V_BU        14A5<
FB_A_ADDR<0>       49B4< 49B7<
FB_A_ADDR<11..0>   48D3> 49D1>
FB_A_ADDR<1>       49B4< 49B7<
FB_A_ADDR<2>       49B4< 49B7<
FB_A_ADDR<3>       49B4< 49B7<
FB_A_ADDR<4>       49B4< 49B7<
FB_A_ADDR<5>       49B4< 49B7<
FB_A_ADDR<6>       49B4< 49B7<
FB_A_ADDR<7>       49B4< 49B7<
FB_A_ADDR<8>       49B4< 49B7<
FB_A_ADDR<9>       49B4< 49B7<
FB_A_ADDR<10>      49B4< 49B7<
FB_A_ADDR<11>      49B4< 49B7<
FB_A_ADDR_R<11..0>  48D4< 48D6>
FB_A_ADDR_R<12..0>  42D6>
FB_A_BA<0>         49A4< 49A7<
FB_A_BA<1..0>      48C3> 49D1>
FB_A_BA<1>         49A4< 49A7<
FB_A_BA_R<1..0>    48C4< 48C6>
FB_A_BA_R<2..0>    42D6>
FB_A_CAS_L         48B3< 49A4< 49A7< 49C1>
FB_A_CAS_L_R       42D6> 48B4< 48B6>
FB_A_CKE           48B3< 49A4< 49A7< 49D1>
FB_A_CKE_R         42D6> 48B4< 48B6>
FB_A_CLKDDR_0_N    48B3< 49A7< 49D1>
FB_A_CLKDDR_0_N_R  42D6> 48B4< 48B6<>
FB_A_CLKDDR_0_P    48B3< 49A7< 49D1>
FB_A_CLKDDR_0_P_R  42D6> 48B4< 48B6<>
FB_A_CLKDDR_1_N    48A3< 49A4< 49D1>
FB_A_CLKDDR_1_N_R  42D6> 48A4< 48B6<>
FB_A_CLKDDR_1_P    48B3< 49A4< 49D1>
FB_A_CLKDDR_1_P_R  42D6> 48B4< 48B6<>
FB_A_CS_L          48B3< 49A4< 49A7< 49D1>
FB_A_CS_L_R        42D6> 48B4< 48B6>
FB_A_DDRCLK_0_RC   49A7<
FB_A_DDRCLK_1_RC   49A4<
FB_A_DQ<0>         49A5<>
FB_A_DQ<63..0>     48A3> 49C1>
FB_A_DQ<1>         49A5<>
FB_A_DQ<2>         49A5<>
FB_A_DQ<3>         49A5<>
FB_A_DQ<4>         49A5<>
FB_A_DQ<5>         49A5<>
FB_A_DQ<6>         49A5<>
FB_A_DQ<7>         49A5<>
FB_A_DQ<8>         49A5<>
FB_A_DQ<9>         49A5<>
FB_A_DQ<10>        49A5<>
FB_A_DQ<11>        49A5<>
FB_A_DQ<12>        49A5<>
FB_A_DQ<13>        49A5<>
FB_A_DQ<14>        49A5<>
FB_A_DQ<15>        49A5<>
FB_A_DQ<16>        49B5<>
FB_A_DQ<17>        49B5<>
FB_A_DQ<18>        49A5<>
FB_A_DQ<19>        49B5<>
FB_A_DQ<20>        49A5<>
FB_A_DQ<21>        49B5<>
FB_A_DQ<22>        49B5<>
FB_A_DQ<23>        49B5<>
FB_A_DQ<24>        49B5<>
FB_A_DQ<25>        49B5<>
FB_A_DQ<26>        49B5<>
FB_A_DQ<27>        49B5<>
FB_A_DQ<28>        49B5<>
FB_A_DQ<29>        49B5<>
FB_A_DQ<30>        49B5<>
FB_A_DQ<31>        49B5<>
FB_A_DQ<32>        49A3<>
FB_A_DQ<33>        49B3<>
FB_A_DQ<34>        49B3<>
FB_A_DQ<35>        49B3<>
FB_A_DQ<36>        49B3<>
FB_A_DQ<37>        49A3<>
FB_A_DQ<38>        49B3<>
FB_A_DQ<39>        49B3<>
FB_A_DQ<40>        49A3<>
FB_A_DQ<41>        49A3<>
FB_A_DQ<42>        49A3<>
FB_A_DQ<43>        49A3<>
FB_A_DQ<44>        49A3<>
FB_A_DQ<45>        49A3<>
FB_A_DQ<46>        49A3<>
FB_A_DQ<47>        49A3<>
FB_A_DQ<48>        49B3<>
FB_A_DQ<49>        49B3<>
FB_A_DQ<50>        49B3<>
FB_A_DQ<51>        49B3<>
FB_A_DQ<52>        49B3<>
FB_A_DQ<53>        49B3<>
FB_A_DQ<54>        49B3<>
FB_A_DQ<55>        49B3<>
FB_A_DQ<56>        49A3<>
FB_A_DQ<57>        49A3<>
FB_A_DQ<58>        49A3<>
FB_A_DQ<59>        49A3<>
FB_A_DQ<60>        49A3<>
FB_A_DQ<61>        49A3<>
FB_A_DQ<62>        49A3<>
FB_A_DQ<63>        49A3<>
FB_A_DQM<0>        49A7<
FB_A_DQM<7..0>     48A3> 49C1>
FB_A_DQM<1>        49A7<
FB_A_DQM<2>        49A7<
FB_A_DQM<3>        49A7<
FB_A_DQM<4>        49A4<
FB_A_DQM<5>        49A4<
FB_A_DQM<6>        49A4<
FB_A_DQM<7>        49A4<
FB_A_DQM_R<0>      42C6>
FB_A_DQM_R<7..0>   48A4< 48C6>
FB_A_DQM_R<1>      42C6>
FB_A_DQM_R<2>      42C6>
FB_A_DQM_R<3>      42C6>
FB_A_DQM_R<4>      42C6>
FB_A_DQM_R<5>      42C6>
FB_A_DQM_R<6>      42C6>
FB_A_DQM_R<7>      42C6>
FB_A_DQS<0>        49A7<>
FB_A_DQS<7..0>     48A3> 49C1>
FB_A_DQS<1>        49B7<>
FB_A_DQS<2>        49B7<>
FB_A_DQS<3>        49B7<>
FB_A_DQS<4>        49B4<>
FB_A_DQS<5>        49A4<>
FB_A_DQS<6>        49B4<>
FB_A_DQS<7>        49B4<>
FB_A_DQS_R<0>      42D6>
FB_A_DQS_R<7..0>   48A4< 48C6>
FB_A_DQS_R<1>      42D6>
FB_A_DQS_R<2>      42D6>
FB_A_DQS_R<3>      42D6>
FB_A_DQS_R<4>      42D6>
FB_A_DQS_R<5>      42D6>
FB_A_DQS_R<6>      42D6>
FB_A_DQS_R<7>      42D6>
FB_A_DQ_R<7..0>    42C6>
FB_A_DQ_R<63..0>   48A4< 48D8<
FB_A_DQ_R<15..8>   42C6>
FB_A_DQ_R<23..16>  42C6>
FB_A_DQ_R<31..24>  42C6>
FB_A_DQ_R<39..32>  42C6>
FB_A_DQ_R<47..40>  42C6>
FB_A_DQ_R<55..48>  42C6>
FB_A_DQ_R<63..56>  42C6>
FB_A_RAS_L         48B3< 49A4< 49A7< 49D1>
FB_A_RAS_L_R       42D6> 48B4< 48B6>
FB_A_WE_L          48B3< 49A4< 49A7< 49C1>
FB_A_WE_L_R        42D6> 48B4< 48B6>
FB_B_ADDR<0>       50B4< 50B7<
FB_B_ADDR<11..0>   48D1> 50D1>
FB_B_ADDR<1>       50B4< 50B7<
FB_B_ADDR<2>       50B4< 50B7<
FB_B_ADDR<3>       50B4< 50B7<
FB_B_ADDR<4>       50B4< 50B7<
FB_B_ADDR<5>       50B4< 50B7<
FB_B_ADDR<6>       50B4< 50B7<
FB_B_ADDR<7>       50B4< 50B7<
FB_B_ADDR<8>       50B4< 50B7<
FB_B_ADDR<9>       50B4< 50B7<
FB_B_ADDR<10>      50B4< 50B7<
FB_B_ADDR<11>      50B4< 50B7<
FB_B_ADDR_R<11..0>  48D2< 48D5>
FB_B_ADDR_R<12..0>  42B6>
FB_B_BA<0>         50A4< 50A7<
FB_B_BA<1..0>      48C1> 50D1>
FB_B_BA<1>         50A4< 50A7<
FB_B_BA_R<1..0>    48C2< 48C5>
FB_B_BA_R<2..0>    42B6>
FB_B_CAS_L         48B1< 50A4< 50A7< 50C1>
FB_B_CAS_L_R       42B6> 48B2< 48B5>
FB_B_CKE           48B1< 50A4< 50A7< 50D1>
FB_B_CKE_R         42B6> 48B2< 48B5>
FB_B_CLKDDR_0_N    48B1< 50A7< 50D1>
FB_B_CLKDDR_0_N_R  42C6> 48B2< 48B5<>
FB_B_CLKDDR_0_P    48B1< 50A7< 50D1>
FB_B_CLKDDR_0_P_R  42C6> 48B2< 48B5<>
FB_B_CLKDDR_1_N    48A1< 50A4< 50D1>
FB_B_CLKDDR_1_N_R  42C6> 48A2< 48B5<>
FB_B_CLKDDR_1_P    48B1< 50A4< 50D1>
FB_B_CLKDDR_1_P_R  42C6> 48B2< 48B5<>
FB_B_CS_L          48B1< 50A4< 50A7< 50D1>
FB_B_CS_L_R        42B6> 48B2< 48B5>
FB_B_DDRCLK_0_RC   50A7<
FB_B_DDRCLK_1_RC   50A4<
FB_B_DQ<0>         50B5<>
FB_B_DQ<63..0>     48A1> 50C1>
FB_B_DQ<1>         50B5<>
FB_B_DQ<2>         50B5<>
FB_B_DQ<3>         50B5<>
FB_B_DQ<4>         50B5<>
FB_B_DQ<5>         50B5<>
FB_B_DQ<6>         50A5<>
FB_B_DQ<7>         50A5<>
FB_B_DQ<8>         50A5<>
FB_B_DQ<9>         50A5<>
FB_B_DQ<10>        50A5<>
FB_B_DQ<11>        50A5<>
FB_B_DQ<12>        50A5<>
FB_B_DQ<13>        50A5<>
FB_B_DQ<14>        50A5<>
FB_B_DQ<15>        50A5<>
FB_B_DQ<16>        50A5<>
FB_B_DQ<17>        50A5<>
FB_B_DQ<18>        50A5<>
FB_B_DQ<19>        50A5<>
FB_B_DQ<20>        50A5<>
FB_B_DQ<21>        50A5<>
FB_B_DQ<22>        50A5<>
FB_B_DQ<23>        50A5<>
FB_B_DQ<24>        50B5<>
FB_B_DQ<25>        50B5<>
FB_B_DQ<26>        50B5<>
FB_B_DQ<27>        50B5<>
FB_B_DQ<28>        50B5<>
FB_B_DQ<29>        50B5<>
FB_B_DQ<30>        50B5<>
FB_B_DQ<31>        50B5<>
FB_B_DQ<32>        50B3<>
FB_B_DQ<33>        50B3<>
FB_B_DQ<34>        50B3<>
FB_B_DQ<35>        50B3<>
FB_B_DQ<36>        50B3<>
FB_B_DQ<37>        50B3<>
FB_B_DQ<38>        50A3<>
FB_B_DQ<39>        50A3<>
FB_B_DQ<40>        50A3<>
FB_B_DQ<41>        50A3<>
FB_B_DQ<42>        50A3<>
FB_B_DQ<43>        50A3<>
FB_B_DQ<44>        50A3<>
FB_B_DQ<45>        50A3<>
FB_B_DQ<46>        50A3<>
FB_B_DQ<47>        50A3<>
FB_B_DQ<48>        50B3<>
FB_B_DQ<49>        50B3<>
FB_B_DQ<50>        50B3<>
FB_B_DQ<51>        50B3<>
FB_B_DQ<52>        50B3<>
FB_B_DQ<53>        50B3<>
FB_B_DQ<54>        50B3<>
FB_B_DQ<55>        50B3<>
FB_B_DQ<56>        50A3<>
FB_B_DQ<57>        50A3<>
FB_B_DQ<58>        50A3<>
FB_B_DQ<59>        50A3<>
FB_B_DQ<60>        50A3<>
FB_B_DQ<61>        50A3<>
FB_B_DQ<62>        50A3<>
FB_B_DQ<63>        50A3<>
FB_B_DQM<0>        50A7<
FB_B_DQM<7..0>     48A1> 50C1>
FB_B_DQM<1>        50A7<
FB_B_DQM<2>        50A7<
FB_B_DQM<3>        50A7<
FB_B_DQM<4>        50A4<
FB_B_DQM<5>        50A4<
FB_B_DQM<6>        50A4<
FB_B_DQM<7>        50A4<
FB_B_DQM_R<0>      42B6>
FB_B_DQM_R<7..0>   48A2< 48C5>
FB_B_DQM_R<1>      42B6>
FB_B_DQM_R<2>      42B6>
FB_B_DQM_R<3>      42B6>
FB_B_DQM_R<4>      42B6>
FB_B_DQM_R<5>      42B6>
FB_B_DQM_R<6>      42B6>
FB_B_DQM_R<7>      42B6>
FB_B_DQS<0>        50B7<>
FB_B_DQS<7..0>     48A1> 50C1>
FB_B_DQS<1>        50B7<>
FB_B_DQS<2>        50A7<>
FB_B_DQS<3>        50B7<>
FB_B_DQS<4>        50B4<>
FB_B_DQS<5>        50A4<>
FB_B_DQS<6>        50B4<>
FB_B_DQS<7>        50B4<>
FB_B_DQS_R<0>      42B6>
FB_B_DQS_R<7..0>   48A2< 48C5>
FB_B_DQS_R<1>      42B6>
FB_B_DQS_R<2>      42B6>
FB_B_DQS_R<3>      42B6>
FB_B_DQS_R<4>      42B6>
FB_B_DQS_R<5>      42B6>
FB_B_DQS_R<6>      42B6>
FB_B_DQS_R<7>      42B6>
FB_B_DQ_R<7..0>    42B6>
FB_B_DQ_R<63..0>   48A2< 48D6<
FB_B_DQ_R<15..8>   42A6>
FB_B_DQ_R<23..16>  42A6>
FB_B_DQ_R<31..24>  42A6>
FB_B_DQ_R<39..32>  42A6>
FB_B_DQ_R<47..40>  42A6>
FB_B_DQ_R<55..48>  42A6>
FB_B_DQ_R<63..56>  42A6>
FB_B_RAS_L         48B1< 50A4< 50A7< 50D1>
FB_B_RAS_L_R       42B6> 48B2< 48B5>
FB_B_WE_L          48B1< 50A4< 50A7< 50C1>
FB_B_WE_L_R        42B6> 48B2< 48B5>
FB_C0_VREF         49C6<
FB_C1_VREF         49C4<
FB_D0_VREF         50C6<
FB_D1_VREF         50C4<
FP_PWR_EN_L        56C4<>
FWPWR_ACIN         18B7<>
FWPWR_EN           18C7<>
FWPWR_EN_L         18C7<
FWPWR_EN_L_DIV     18C7<>
FWPWR_PWRON        26D4<
FWPWR_RUN          18C7<>
FW_CLK98M_LCLK     69C5< 69D6>
FW_CLK98M_LCLK_R   68B3< 68D6> 69C6<
FW_CLK98M_PCLK     68C5< 68D6> 69C1>
FW_CLK98M_PCLK_R   69C3<> 69D6>
FW_CTL<0>          69B6<> 71B4<
FW_CTL<1..0>       9B3>
FW_CTL<1>          69B6<> 71B4<
FW_CTL_R<0>        68B3< 71B6<
FW_CTL_R<1..0>     9B3> 68D6>
FW_CTL_R<1>        68B3< 71B6<
FW_D<0>            6A6> 69C5<>
FW_D<7..0>         9B3>
FW_D<1>            6A6> 69B5<>
FW_D<2>            6A6> 69B5<>
FW_D<3>            6A6> 69B5<>
FW_D<4>            6A6> 69B5<>
FW_D<5>            6A6> 69B5<>
FW_D<6>            6A6> 69B5<>
FW_D<7>            6A6> 69B5<>
FW_D_R<0>          6A8< 68C3<
FW_D_R<7..0>       9B3> 68D6>
FW_D_R<1>          6A8< 68C3<
FW_D_R<2>          6A8< 68C3<
FW_D_R<3>          6A8< 68B3<
FW_D_R<4>          6A8< 68B3<
FW_D_R<5>          6A8< 68B3<
FW_D_R<6>          6A8< 68B3<
FW_D_R<7>          6A8< 68B3<
FW_LINKON          68C5< 68D6> 69C2>
FW_LPS             9A3> 69B5< 71B4<
FW_LPS_R           9B3> 68B3< 68D6> 71B6<
FW_LREQ            9A3> 69B5< 71B4<
FW_LREQ_R          9A3> 68B3< 68D6> 71B6<
FW_PINT            68B5< 68D6> 69C2>
FW_PORT1_AREF      70C2<>
FW_PORT1_TPA_N     70C5> 70C5<>
FW_PORT1_TPA_N_FL  70C2<> 70D6>
FW_PORT1_TPA_P     70C5> 70C5<>
FW_PORT1_TPA_P_FL  70C2<> 70D6>
FW_PORT1_TPB_N     70C5> 70D5<>
FW_PORT1_TPB_N_FL  70D2<> 70D6>
FW_PORT1_TPB_P     70C5> 70D5<>
FW_PORT1_TPB_P_FL  70D2<> 70D6>
FW_PORT2_TPA_N     70A5<> 70C5>
FW_PORT2_TPA_N_FL  70A3<> 70D6>
FW_PORT2_TPA_P     70B5<> 70C5>
FW_PORT2_TPA_P_FL  70A3<> 70D6>
FW_PORT2_TPB_N     70A5<> 70C5>
FW_PORT2_TPB_N_FL  70A3<> 70D6>
FW_PORT2_TPB_P     70A5<> 70C5>
FW_PORT2_TPB_P_FL  70A3<> 70D6>
FW_POWERDOWN       22A7< 22C5<
FW_TPA0_C          70C7<
FW_TPA0_N          69B2<> 69D6> 70C7<
FW_TPA0_P          69B2<> 69D6> 70C7<
FW_TPA1_C          70C6<
FW_TPA1_N          69B2<> 69D6> 70C7<
FW_TPA1_P          69B2<> 69D6> 70B7<
FW_TPA2_N          69B2<> 69D6> 70B7<
FW_TPA2_P          69B2<> 69D6> 70B7<
FW_TPB0_N          69B2<> 69D6> 70C7<
FW_TPB0_P          69B2<> 69D6> 70C7<
FW_TPB1_N          69B2<> 69D6> 70C7<
FW_TPB1_P          69B2<> 69D6> 70C7<
FW_TPB2_N          69B2<> 69D6> 70B7<>
FW_TPB2_P          69B2<> 69D6> 70B7<>
FW_TPB2_PD         70B6<>
FW_TPBIAS0         69B2> 70D7<
FW_TPBIAS1         69B2> 70D7<
FW_TPBIAS2         69B2> 70B7<
GAIN_SETTING2      28C4<>
GND_AUDIO_AGND     7A7> 74B6<>
GND_AUDIO_PGND     7A7> 74A6<>
GND_BATT_CONN      12A7<>
GND_GPU_TV1        57B8<>
GND_GPU_TV2        57A8<>
GND_I2VCORE        20C4<>
GND_INVERTER       7B7> 56B2<>
GND_NEC_AVSS_R     73A3<
GND_PMU_AVSS       25A3<> 25D3< 28D3< 29B3< 31B4<
GND_TV1            57B7<>
GND_TV2            57A7<>
GOV_RESET_L        11B4< 25C2<>
GPUPVDD_EN         26A5< 51D3<>
GPUVCORE_PGOOD     26A7<
GPUVCORE_SHDN_L    26B5<> 45C7<
GPUVDD15_EN        26A5< 46B5<>
GPU_AGPTEST        44B6<>
GPU_AUXWIN_PU      53B5<> 53C4<
GPU_DVI_DDC_CLK    51B3<> 57D1<>
GPU_DVI_DDC_DATA   51B3<> 57C1<>
GPU_DVI_HPD        51B3< 57C1<>
GPU_DVOD<0>        6D3> 54B6<
GPU_DVOD<0..11>    54D6>
GPU_DVOD<1>        6D3> 54B6<
GPU_DVOD<2>        6D3> 54B6<
GPU_DVOD<3>        6D3> 54B6<
GPU_DVOD<4>        6C3> 54B6<
GPU_DVOD<5>        6C3> 54B6<
GPU_DVOD<6>        6C3> 54B6<
GPU_DVOD<7>        6C3> 54B6<
GPU_DVOD<8>        6D3> 54A6<
GPU_DVOD<9>        6D3> 54A6<
GPU_DVOD<10>       6D3> 54A6<
GPU_DVOD<11>       6D3> 54A6<
GPU_DVOD<12>       6C3> 55B6<
GPU_DVOD<12..19>   55D6>
GPU_DVOD<13>       6C3> 55B6<
GPU_DVOD<14>       6C3> 55B6<
GPU_DVOD<15>       6C3> 55B6<
GPU_DVOD<16>       6C3> 55B6<
GPU_DVOD<17>       6C3> 55B6<
GPU_DVOD<18>       6C3> 55B6<
GPU_DVOD<19>       6C3> 55B6<
GPU_DVOD<20>       6C3> 55B6< 55D6>
GPU_DVOD<21>       6C3> 55B6<
GPU_DVOD<21..23>   55D6>
GPU_DVOD<22>       6B3> 55B6<
GPU_DVOD<23>       6B3> 55B6<
GPU_DVOD_R<0>      6D4< 53C7<
GPU_DVOD_R<23..0>  53D1>
GPU_DVOD_R<1>      6D4< 53C7<
GPU_DVOD_R<2>      6D4< 53C7<
GPU_DVOD_R<3>      6D4< 53C7<
GPU_DVOD_R<4>      6C4< 53C7<
GPU_DVOD_R<5>      6C4< 53C7<
GPU_DVOD_R<6>      6C4< 53C7<
GPU_DVOD_R<7>      6C4< 53C7<
GPU_DVOD_R<8>      6D4< 53C7<
GPU_DVOD_R<9>      6D4< 53C7<
GPU_DVOD_R<10>     6D4< 53C7<
GPU_DVOD_R<11>     6D4< 53C7<
GPU_DVOD_R<12>     6C4< 53C7<
GPU_DVOD_R<13>     6C4< 53C7<
GPU_DVOD_R<14>     6C4< 53C7<
GPU_DVOD_R<15>     6C4< 53B7<
GPU_DVOD_R<16>     6C4< 53B7<
GPU_DVOD_R<17>     6C4< 53B7<
GPU_DVOD_R<18>     6C4< 53B7<
GPU_DVOD_R<19>     6C4< 53B7<
GPU_DVOD_R<20>     6C4< 53B7<
GPU_DVOD_R<21>     6C4< 53B7<
GPU_DVOD_R<22>     6B4< 53B7<
GPU_DVOD_R<23>     6B4< 53B7<
GPU_DVOVMODE       53C7<
GPU_DVO_CLKP       6C3> 54A6< 54C6> 55A6< 55C6>
GPU_DVO_CLKP_R     6C4< 53C7<> 53D1>
GPU_DVO_DE         6C3> 54A6< 54C6> 55B6< 55C6>
GPU_DVO_DE_R       6C4< 53C7<> 53D1>
GPU_DVO_HSYNC      6C3> 54A6< 54D6> 55B6<
GPU_DVO_HSYNC_R    6C4< 53C7<> 53D1>
GPU_DVO_VSYNC      6C3> 54A6< 54C6> 55A6< 55D6>
GPU_DVO_VSYNC_R    6C4< 53C7<> 53D1>
GPU_HSYNC_BUF      57B1<>
GPU_MEMTEST        48A5<>
GPU_MEMVMODE0      48A6<
GPU_MEMVMODE1      48A6<
GPU_MVREFD         48A7<
GPU_MVREFS         48A8<
GPU_RSTB_MSK       51B4<
GPU_SSIN_PD        51B4<
GPU_TESTEN         51B4<
GPU_TV_C           53B4< 53C1> 57A8<
GPU_TV_COMP        53B4<> 53C1> 57A8<
GPU_TV_Y           53B4<> 53C1> 57A8<
GPU_VCORE_HI       45B4<>
GPU_VCORE_HI_L     45A5< 51B8<>
GPU_VCORE_HI_L_RC  45A5<>
GPU_VCORE_SW       45C4<>
GPU_VGA_B          53C1> 53C4<> 57C8<
GPU_VGA_G          53C1> 53C4<> 57C8<
GPU_VGA_HSYNC      53B5<> 57B2<
GPU_VGA_R          53C1> 53C4<> 57B8<
GPU_VGA_VSYNC      53B5<> 57C2<
GPU_VREFG          51A5<
GPU_VSYNC_BUF      57C1<>
HIGH_GPU_VCORE_DIV  45B3<
HIGH_GPU_VCORE_L   45B3<>
HPD_4V_REF         57A4<
HPD_BASE           57A2<>
HPD_ON             57A3<>
HPD_ON_RC          57A3<
HPD_PWR_SNS_EN     51B5<> 57A4<>
HPD_PWR_SW         57A4<>
```

VESTA_RESET_L_RC	18A7<>
VGA_B	53C1> 57C4<> 57C6<
VGA_G	53C1> 57C3<> 57C6<
VGA_HSYNC	57B1< 57C4<>
VGA_R	53C1> 57B6< 57C3<>
VGA_VSYNC	57C1< 57C3<>
VIA_ACK_L	22B5< 25B2<>
VIA_CLK	22B5< 25B2<>
VIA_PMU_TO_SB	22B5< 25B2<>
VIA_REQ_L	22B2< 25B2<> 25B7<
VIA_SB_TO_PMU	22B2< 25B2<>
VID_MUX_OE_L	36D3<>

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6839	E

SCALE	SHT	OF
NONE	113	115

*** Part Cross-Reference for the entire design ***

```
BS0200 PCB_STANDOFF 2
C1200 CAP       12
C1210 CAP       12
C1220 CAP       12
C1250 CAP       12
C1252 CAP       12
C1301 CAP       13
C1302 CAP       13
C1303 CAP       13
C1305 CAP       13
C1306 CAP       13
C1307 CAP       13
C1308 CAP       13
C1309 CAP       13
C1310 CAP       13
C1311 CAP_P     13
C1312 CAP       13
C1313 CAP       13
C1314 CAP       13
C1315 CAP       13
C1316 CAP       13
C1317 CAP       13
C1319 CAP       13
C1320 CAP       13
C1321 CAP       13
C1322 CAP       13
C1323 CAP       13
C1324 CAP       13
C1325 CAP       13
C1326 CAP       13
C1327 CAP       13
C1350 CAP       13
C1352 CAP       13
C1361 CAP       13
C1370 CAP       13
C1371 CAP       13
C1380 CAP       13
C1384 CAP       13
C1386 CAP       13
C1392 CAP       13
C1400 CAP       14
C1401 CAP       14
C1402 CAP       14
C1403 CAP       14
C1404 CAP       14
C1405 CAP       14
C1406 CAP       14
C1407 CAP       14
C1408 CAP       14
C1410 CAP       14
C1411 CAP       14
C1412 CAP       14
C1420 CAP       14
C1421 CAP       14
C1425 CAP       14
C1426 CAP       14
C1427 CAP       14
C1450 CAP       14
C1451 CAP       14
C1452 CAP       14
C1453 CAP       14
C1460 CAP       14
C1461 CAP       14
C1501 CAP       15
C1502 CAP       15
C1503 CAP_P     15
C1504 CAP       15
C1510 CAP       15
C1511 CAP       15
C1512 CAP       15
C1513 CAP       15
C1514 CAP       15
C1515 CAP       15
C1520 CAP       15
C1521 CAP       15
C1522 CAP       15
C1523 CAP       15
C1530 CAP       15
C1531 CAP       15
C1532 CAP       15
C1533 CAP       15
C1536 CAP       15
C1551 CAP       15
C1552 CAP       15
C1553 CAP_P     15
C1554 CAP       15
C1560 CAP       15
C1561 CAP       15
C1562 CAP       15
C1563 CAP       15
C1564 CAP       15
C1565 CAP       15
C1570 CAP       15
C1571 CAP       15
C1572 CAP       15
C1573 CAP       15
C1580 CAP       15
C1581 CAP       15
C1582 CAP_P     15
C1585 CAP       15
C1586 CAP       15
C1587 CAP_P     15
C1590 CAP       15
C1591 CAP_P     15
C1592 CAP       15
C1601 CAP       16
C1602 CAP       16
C1603 CAP       16
C1604 CAP_P     16
C1605 CAP_P     16
C1620 CAP       16
C1621 CAP       16
C1630 CAP       16
C1631 CAP       16
C1632 CAP       16
C1640 CAP       16
C1651 CAP       16
C1652 CAP       16
C1653 CAP_P     16
C1655 CAP       16
C1670 CAP       16
C1671 CAP       16
C1680 CAP       16
C1681 CAP       16
C1682 CAP       16
C1685 CAP       16
C1686 CAP       16
C1700 CAP       17
C1701 CAP       17
C1710 CAP       17
C1711 CAP       17
C1720 CAP       17
C1721 CAP       17
C1722 CAP       17
C1730 CAP       17
C1780 CAP       17
C1781 CAP       17
C1900 CAP       18
C1901 CAP       18
C1902 CAP       18
C1903 CAP       18
C1908 CAP       18
C1910 CAP       18
C1911 CAP       18
C1912 CAP       18
C1913 CAP       18
C1920 CAP       18
C1921 CAP       18
C1922 CAP       18
C1923 CAP       18
C1924 CAP       18
C1925 CAP       18
C1930 CAP       18
C1931 CAP       18
C1940 CAP       18
C1941 CAP       18
C1942 CAP       18
C1943 CAP       18
C1950 CAP       18
C1965 CAP       18
C1970 CAP       18
C1971 CAP_P     18
C1980 CAP       18
C1981 CAP       18
C1982 CAP       18
C1990 CAP       18
C1991 CAP       18
C1992 CAP       18
C1993 CAP       18
C1994 CAP       18
C1995 CAP       18
C2101 CAP       19
C2102 CAP       19
C2103 CAP       19
C2104 CAP       19
C2105 CAP       19
C2106 CAP       19
C2107 CAP       19
C2109 CAP       19
C2120 CAP       19
C2121 CAP       19
C2122 CAP       19
C2123 CAP       19
C2124 CAP       19
C2125 CAP       19
C2126 CAP       19
C2127 CAP       19
C2128 CAP       19
C2129 CAP       19
C2130 CAP       19
C2131 CAP       19
C2132 CAP       19
C2133 CAP       19
C2134 CAP       19
C2135 CAP       19
C2136 CAP       19
C2137 CAP       19
C2138 CAP       19
C2139 CAP       19
C2140 CAP       19
C2141 CAP       19
C2142 CAP       19
C2143 CAP       19
C2144 CAP       19
C2146 CAP       19
C2147 CAP       19
C2148 CAP       19
C2149 CAP       19
C2150 CAP       19
C2151 CAP       19
C2152 CAP       19
C2153 CAP       19
C2154 CAP       19
C2155 CAP       19
C2156 CAP       19
C2157 CAP       19
C2158 CAP       19
C2159 CAP       19
C2160 CAP       19
C2161 CAP       19
C2162 CAP       19
C2163 CAP       19
C2164 CAP       19
C2165 CAP       19
C2166 CAP       19
C2167 CAP       19
C2168 CAP       19
C2169 CAP       19
C2170 CAP       19
C2171 CAP       19
C2172 CAP       19
C2173 CAP       19
C2174 CAP       19
C2175 CAP       19
C2176 CAP       19
C2177 CAP       19
C2178 CAP       19
C2179 CAP       19
C2180 CAP       19
C2181 CAP       19
C2182 CAP       19
C2183 CAP       19
C2184 CAP       19
C2185 CAP       19
C2186 CAP       19
C2187 CAP       19
C2188 CAP       19
C2189 CAP       19
C2190 CAP       19
C2191 CAP       19
C2192 CAP       19
C2193 CAP       19
C2194 CAP       19
C2195 CAP       19
C2196 CAP       19
C2197 CAP       19
C2199 CAP       19
C2200 CAP       20
C2201 CAP       20
C2205 CAP       20
C2206 CAP       20
C2207 CAP       20
C2210 CAP       20
C2215 CAP       20
C2216 CAP       20
C2250 CAP       20
C2254 CAP       20
C2259 CAP       20
C2390 CAP       21
C2391 CAP       21
C2392 CAP       21
C2410 CAP       22
C2411 CAP       22
C2500 CAP       23
C2501 CAP       23
C2502 CAP       23
C2700 CAP       25
C2701 CAP       25
C2702 CAP       25
C2705 CAP       25
C2710 CAP       25
C2720 CAP       25
C2740 CAP       25
C2741 CAP       25
C2750 CAP       25
C2751 CAP       25
C3000 CAP       27
C3001 CAP       27
C3002 CAP       27
C3003 CAP       27
C3100 CAP       28
C3101 CAP       28
C3104 CAP       28
C3105 CAP       28
C3130 CAP       28
C3131 CAP       28
C3204 CAP       29
C3205 CAP       29
C3206 CAP       29
C3220 CAP       29
C3320 CAP       30
C3350 CAP       30
C3352 CAP       30
C3353 CAP       30
C3354 CAP       30
C3355 CAP       30
C3400 CAP       31
C3430 CAP       31
C3450 CAP_P     31
C3451 CAP_P     31
C3452 CAP_P     31
C3453 CAP_P     31
C3454 CAP_P     31
C3460 CAP_P     31
C3461 CAP_P     31
C3462 CAP_P     31
C3463 CAP_P     31
C3464 CAP_P     31
C3465 CAP_P     31
C3550 CAP       32
C3551 CAP       32
C3552 CAP       32
C3553 CAP       32
C3554 CAP       32
C3555 CAP       32
C3556 CAP       32
C3557 CAP       32
C3558 CAP       32
C3559 CAP       32
C3560 CAP       32
C3561 CAP       32
C3562 CAP       32
C3563 CAP       32
C3564 CAP       32
C3565 CAP       32
C3566 CAP       32
C3567 CAP       32
C3568 CAP       32
C3569 CAP       32
C3570 CAP       32
C3571 CAP       32
C3572 CAP       32
C3573 CAP       32
C3574 CAP       32
C3575 CAP       32
C3576 CAP       32
C3577 CAP       32
C3578 CAP       32
C3579 CAP       32
C3580 CAP       32
C3581 CAP       32
C3582 CAP       32
C3583 CAP       32
C3584 CAP       32
C3585 CAP       32
C3586 CAP       32
C3587 CAP       32
C3588 CAP       32
C3589 CAP       32
C3590 CAP       32
C3599 CAP       32
C3600 CAP       33
C3670 CAP       33
C3671 CAP       33
C3672 CAP       33
C3673 CAP       33
C3674 CAP       33
C3675 CAP       33
C3676 CAP       33
C3677 CAP       33
C3678 CAP       33
C3679 CAP       33
C3680 CAP       33
C3681 CAP       33
C3682 CAP       33
C3683 CAP       33
C3684 CAP       33
C3685 CAP       33
C3686 CAP       33
C3687 CAP       33
C3688 CAP       33
C3689 CAP       33
C3690 CAP       33
C3691 CAP       33
C3692 CAP       33
C3693 CAP       33
C3694 CAP       33
C3695 CAP       33
C3698 CAP       33
C3699 CAP       33
C3800 CAP       35
C3801 CAP       35
C3802 CAP       35
C3803 CAP       35
C3804 CAP       35
C3805 CAP       35
C3806 CAP       35
C3807 CAP       35
C3808 CAP       35
C3809 CAP       35
C3810 CAP       35
C3811 CAP       35
C3812 CAP       35
C3813 CAP       35
C3814 CAP       35
C3815 CAP       35
C3816 CAP       35
C3817 CAP       35
C3818 CAP       35
C3819 CAP       35
C3820 CAP       35
C3821 CAP       35
C3822 CAP       35
C3823 CAP       35
C3830 CAP       35
C3831 CAP       35
C3832 CAP       35
C3833 CAP       35
C3834 CAP       35
C3835 CAP       35
C3836 CAP       35
C3837 CAP       35
C3838 CAP       35
C3839 CAP       35
C3840 CAP       35
C3841 CAP       35
C3842 CAP       35
C3843 CAP       35
C3844 CAP       35
C3845 CAP       35
C3846 CAP       35
C3847 CAP       35
C3848 CAP       35
C3849 CAP       35
C3850 CAP       35
C3851 CAP       35
C3852 CAP       35
C3853 CAP       35
C3854 CAP       35
C3855 CAP       35
C3856 CAP       35
C3857 CAP       35
C3858 CAP       35
C3859 CAP       35
C3860 CAP       35
C3861 CAP       35
C3900 CAP       36
C3901 CAP       36
C3902 CAP       36
C3903 CAP       36
C3910 CAP_P     36
C3911 CAP_P     36
C3912 CAP_P     36
C3913 CAP_P     36
C3914 CAP_P     36
C3915 CAP_P     36
C3916 CAP_P     36
C3917 CAP_P     36
C3918 CAP_P     36
C3937 CAP       36
C3938 CAP       36
C3939 CAP       36
C3940 CAP       36
C3941 CAP       36
C3942 CAP       36
C3943 CAP       36
C3944 CAP       36
C3945 CAP       36
C3946 CAP       36
C3947 CAP       36
C3948 CAP       36
C3949 CAP       36
C3950 CAP       36
C3951 CAP       36
C3960 CAP       36
C3962 CAP       36
C3963 CAP       36
C3964 CAP       36
C3990 CAP       36
C4600 CAP       37
C4610 CAP       37
C4620 CAP       37
C4625 CAP       37
C4626 CAP       37
C4627 CAP       37
C4705 CAP       38
C4706 CAP       38
C4749 CAP       38
C4750 CAP       38
C4751 CAP       38
C4752 CAP       38
C4753 CAP       38
C4754 CAP       38
C4755 CAP       38
C4756 CAP       38
C4757 CAP       38
C4758 CAP       38
C4759 CAP       38
C4760 CAP       38
C4761 CAP       38
C4762 CAP       38
C4763 CAP       38
C4764 CAP       38
C4765 CAP       38
C4766 CAP       38
C4767 CAP       38
C4768 CAP       38
C4769 CAP       38
C4770 CAP       38
C4771 CAP       38
C4772 CAP       38
C4773 CAP       38
C4774 CAP       38
C4775 CAP       38
C4776 CAP       38
C4777 CAP       38
C4778 CAP       38
C4779 CAP       38
C4780 CAP       38
C4781 CAP       38
C4782 CAP       38
C4783 CAP       38
C4784 CAP       38
C4785 CAP       38
C4786 CAP       38
C4787 CAP       38
C4788 CAP       38
C4789 CAP       38
C4790 CAP       38
C4791 CAP       38
C4792 CAP       38
C4793 CAP       38
C4794 CAP       38
C4795 CAP       38
C4796 CAP       38
C4797 CAP       38
C5001 CAP       40
C5008 CAP       40
C5009 CAP       40
C5010 CAP       40
C5011 CAP       40
C5012 CAP       40
C5013 CAP       40
C5014 CAP       40
C5015 CAP       40
C5016 CAP       40
C5017 CAP       40
C5018 CAP       40
C5019 CAP       40
C5020 CAP       40
C5021 CAP       40
C5022 CAP       40
C5023 CAP       40
C5201 CAP       41
C5208 CAP       41
C5209 CAP       41
C5210 CAP       41
C5211 CAP       41
C5212 CAP       41
C5213 CAP       41
C5214 CAP       41
C5215 CAP       41
C5216 CAP       41
C5217 CAP       41
C5218 CAP       41
C5219 CAP       41
C5220 CAP       41
C5221 CAP       41
C5222 CAP       41
C5223 CAP       41
C5649 CAP       43
C5650 CAP       43
C5651 CAP       43
C5652 CAP       43
C5653 CAP       43
C5654 CAP       43
C5655 CAP       43
C5656 CAP       43
C5657 CAP       43
C5658 CAP       43
C5659 CAP       43
C5660 CAP       43
C5661 CAP       43
C5662 CAP       43
C5663 CAP       43
C5664 CAP       43
C5665 CAP       43
C5666 CAP       43
C5667 CAP       43
C5668 CAP       43
C5669 CAP       43
C5670 CAP       43
C5671 CAP       43
C5672 CAP       43
C5673 CAP       43
C5674 CAP       43
C5731 CAP       44
C5732 CAP       44
C5801 CAP       45
C5802 CAP_P     45
C5803 CAP_P     45
C5804 CAP       45
C5805 CAP       45
C5810 CAP       45
C5811 CAP       45
C5820 CAP       45
C5822 CAP       45
C5823 CAP       45
C5824 CAP       45
C5825 CAP       45
C5830 CAP       45
C5831 CAP       45
C5882 CAP       45
C5885 CAP       45
C5900 CAP       46
C5901 CAP       46
C5902 CAP       46
C5903 CAP       46
C5904 CAP       46
C5905 CAP       46
C5906 CAP       46
C5907 CAP       46
C5908 CAP       46
C5909 CAP       46
C5910 CAP       46
C5911 CAP       46
C5912 CAP       46
C5913 CAP       46
C5914 CAP       46
C5915 CAP       46
C5916 CAP       46
C5917 CAP       46
C5918 CAP       46
C5919 CAP       46
C5920 CAP       46
C5921 CAP       46
C5922 CAP       46
C5923 CAP       46
C5924 CAP       46
C5950 CAP       46
C5951 CAP       46
C5952 CAP       46
C5953 CAP       46
C5954 CAP       46
C5955 CAP       46
C5956 CAP       46
C5957 CAP       46
C5958 CAP       46
C5959 CAP       46
C5990 CAP       46
C5991 CAP       46
C5992 CAP       46
C5993 CAP       46
C5994 CAP       46
C6000 CAP       47
C6001 CAP       47
C6002 CAP       47
C6003 CAP       47
C6004 CAP       47
C6005 CAP       47
C6006 CAP       47
C6010 CAP       47
C6011 CAP       47
C6012 CAP       47
C6013 CAP       47
C6014 CAP       47
C6015 CAP       47
C6020 CAP       47
C6021 CAP       47
C6022 CAP       47
C6023 CAP       47
C6024 CAP       47
C6025 CAP       47
C6026 CAP       47
C6027 CAP       47
C6028 CAP       47
C6029 CAP       47
C6030 CAP       47
C6031 CAP       47
C6032 CAP       47
C6033 CAP       47
C6040 CAP       47
C6041 CAP       47
C6042 CAP       47
C6043 CAP       47
C6044 CAP       47
C6045 CAP       47
C6046 CAP       47
C6047 CAP       47
C6048 CAP       47
C6049 CAP       47
C6050 CAP       47
C6051 CAP       47
C6052 CAP       47
C6053 CAP       47
C6054 CAP       47
C6055 CAP       47
C6056 CAP       47
C6057 CAP       47
C6058 CAP       47
C6059 CAP       47
C6060 CAP       47
C6061 CAP       47
C6062 CAP       47
C6063 CAP       47
C6064 CAP       47
C6065 CAP       47
C6066 CAP       47
C6067 CAP       47
C6068 CAP       47
C6069 CAP       47
C6070 CAP       47
C6071 CAP       47
C6072 CAP       47
C6073 CAP       47
C6074 CAP       47
C6075 CAP       47
C6076 CAP       47
C6077 CAP       47
C6078 CAP       47
C6079 CAP       47
C6080 CAP       47
C6081 CAP       47
C6082 CAP       47
C6083 CAP       47
C6084 CAP       47
C6085 CAP       47
C6086 CAP       47
C6087 CAP       47
C6088 CAP       47
C6089 CAP       47
C6090 CAP       47
C6091 CAP       47
C6092 CAP       47
C6093 CAP       47
C6094 CAP       47
C6095 CAP       47
C6096 CAP       47
C6097 CAP       47
C6190 CAP       48
C6191 CAP       48
C6192 CAP       48
C6193 CAP       48
C6200 CAP       49
C6201 CAP       49
C6202 CAP       49
C6203 CAP       49
C6204 CAP       49
C6210 CAP       49
C6211 CAP       49
C6212 CAP       49
C6213 CAP       49
C6214 CAP       49
C6215 CAP       49
C6216 CAP       49
C6217 CAP       49
C6218 CAP       49
C6219 CAP       49
C6220 CAP       49
C6221 CAP       49
C6241 CAP       49
C6245 CAP       49
C6250 CAP       49
C6251 CAP       49
C6252 CAP       49
C6253 CAP       49
C6254 CAP       49
C6260 CAP       49
C6261 CAP       49
C6262 CAP       49
C6263 CAP       49
C6264 CAP       49
C6265 CAP       49
C6266 CAP       49
C6267 CAP       49
C6268 CAP       49
C6269 CAP       49
C6270 CAP       49
C6271 CAP       49
C6291 CAP       49
C6295 CAP       49
C6300 CAP       50
C6301 CAP       50
C6302 CAP       50
C6303 CAP       50
C6304 CAP       50
C6310 CAP       50
C6311 CAP       50
C6312 CAP       50
C6313 CAP       50
C6314 CAP       50
C6315 CAP       50
C6316 CAP       50
C6317 CAP       50
C6318 CAP       50
C6319 CAP       50
C6320 CAP       50
C6321 CAP       50
C6341 CAP       50
C6345 CAP       50
C6350 CAP       50
C6351 CAP       50
C6352 CAP       50
C6353 CAP       50
C6354 CAP       50
C6360 CAP       50
C6361 CAP       50
C6362 CAP       50
C6363 CAP       50
C6364 CAP       50
C6365 CAP       50
C6366 CAP       50
C6368 CAP       50
C6369 CAP       50
C6370 CAP       50
C6371 CAP       50
C6391 CAP       50
C6395 CAP       50
C6400 CAP       51
C6401 CAP       51
C6402 CAP       51
C6403 CAP       51
C6404 CAP       51
C6405 CAP       51
C6410 CAP       51
C6411 CAP       51
C6421 CAP       51
C6500 CAP       52
C6501 CAP       52
C6510 CAP       52
C6511 CAP       52
C6530 CAP       52
C6531 CAP       52
C6532 CAP       52
C6600 CAP       53
C6601 CAP       53
C6605 CAP       53
C6606 CAP       53
C6607 CAP       53
C6610 CAP       53
C6611 CAP       53
C6615 CAP       53
C6616 CAP       53
C6617 CAP       53
C6620 CAP       53
C6621 CAP       53
C6622 CAP       53
C6625 CAP       53
C6626 CAP       53
C6720 CAP       54
C6721 CAP       54
C6722 CAP       54
C6723 CAP       54
C6724 CAP       54
C6725 CAP       54
C6726 CAP       54
C6727 CAP       54
C6728 CAP       54
C6729 CAP       54
C6740 CAP       54
C6760 CAP       54
C6762 CAP       54
C6764 CAP       54
C6766 CAP       54
C6800 CAP       55
C6802 CAP       55
C6804 CAP       55
C6830 CAP       55
C6831 CAP       55
C6832 CAP       55
C6833 CAP       55
C6834 CAP       55
C6835 CAP       55
C6836 CAP       55
C6837 CAP       55
C6838 CAP       55
C6839 CAP       55
C6900 CAP       56
C6901 CAP       56
C6910 CAP       56
C6911 CAP       56
C6920 CAP       56
C6921 CAP       56
C6950 CAP       56
C6951 CAP       56
C6952 CAP       56
C6953 CAP       56
C6954 CAP       56
C6955 CAP       56
C6999 CAP       56
C7010 CAP       57
C7011 CAP       57
C7013 CAP       57
C7014 CAP       57
C7040 CAP       57
C7041 CAP       57
C7042 CAP       57
C7050 CAP       57
C7051 CAP       57
C7060 CAP       57
C7061 CAP       57
C7062 CAP       57
C7063 CAP       57
C7064 CAP       57
C7065 CAP       57
C7066 CAP       57
C7067 CAP       57
C7070 CAP       57
C7079 CAP       57
C7100 CAP       58
C7101 CAP       58
C7102 CAP       58
C7400 CAP       61
C7401 CAP       61
C7402 CAP       61
C7403 CAP       61
C7404 CAP       61
C7405 CAP       61
C7406 CAP       61
C7407 CAP       61
C7408 CAP       61
C7410 CAP       61
C7411 CAP       61
C7450 CAP       61
C7451 CAP       61
C7490 CAP       61
C7491 CAP       61
C7500 CAP       62
C8166 CAP       63
C8450 CAP       65
C8451 CAP       65
C8452 CAP       65
C8453 CAP       65
C8454 CAP       65
C8455 CAP       65
C8456 CAP       65
C8459 CAP       65
C8500 CAP       66
C8501 CAP       66
C8510 CAP       66
C8520 CAP       66
C8521 CAP       66
C8530 CAP       66
C8531 CAP       66
C8580 CAP       66
C8590 CAP       66
C8592 CAP       66
C8594 CAP       66
C8596 CAP       66
C8600 CAP       67
C8601 CAP       67
C8602 CAP       67
C8603 CAP       67
C8604 CAP       67
C8620 CAP       67
C8900 CAP       69
C8901 CAP       69
C8903 CAP       69
C8904 CAP       69
C8905 CAP       69
C8906 CAP       69
C8907 CAP       69
C8908 CAP       69
C8909 CAP       69
C8911 CAP       69
C8913 CAP       69
C8914 CAP       69
C8915 CAP       69
C8917 CAP       69
C8918 CAP       69
C8919 CAP       69
C8920 CAP       69
C8921 CAP       69
C9010 CAP       70
C9011 CAP       70
C9012 CAP       70
C9013 CAP       70
C9014 CAP       70
C9015 CAP       70
C9016 CAP       70
C9017 CAP       70
C9018 CAP       70
C9019 CAP       70
C9020 CAP       70
C9021 CAP       70
C9022 CAP       70
C9023 CAP       70
C9024 CAP       70
C9025 CAP       70
C9026 CAP       70
C9050 CAP       70
C9054 CAP       70
C9060 CAP       70
C9064 CAP       70
C9090 CAP       70
C9091 CAP       70
C9092 CAP       70
C9220 CAP       72
C9221 CAP       72
C9250 CAP       72
C9251 CAP       72
C9320 CAP       73
C9321 CAP       73
C9322 CAP       73
C9323 CAP       73
C9324 CAP       73
C9325 CAP       73
C9326 CAP       73
C9327 CAP       73
C9328 CAP       73
C9329 CAP       73
C9330 CAP       73
C9335 CAP       73
C9336 CAP       73
C9337 CAP       73
C9345 CAP       73
C9346 CAP       73
CA010 CAP       74
CA011 CAP       74
CA033 CAP       74
CA050 CAP       74
CA051 CAP       74
D1300 DIODE_SCHOT 13
D1303 DIODE     13
D1319 DIODE     13
D1400 DIODE_SCHOT 14
D1410 DIODE_SCHOT 14
D1420 DIODE     14
D1450 DIODE_SCHOT 14
D1451 DIODE     14
D1452 DIODE_SCHOT 14
D1460 DIODE_SCHOT 14
D1461 DIODE_SCHOT 14
D1501 DIODE_SCHOT 15
D1511 DIODE_SCHOT 15
D1533 DIODE     15
D1551 DIODE_SCHOT 15
D1561 DIODE_SCHOT 15
D1601 DIODE_SCHOT 16
D1651 DIODE_SCHOT 16
D1965 DIODE_SCHOT 18
D1970 DIO_MBRM140T3_SM 18
D1975 DIODE_SCHOT_3P2 18
D2710 DIODE     25
D3900 DIODE_3P_C 36
D3901 DIODE_SCHOT 36
D4610 DIODE_SCHOT 37
D5800 DIODE_SCHOT 45
D5823 DIODE_SCHOT 45
D7010 DIODE_SCHOT 57
D9090 ZENER     70
DP1390 DPAK3P    13
DP1620 DPAK3P    16
DP1960 DPAK3P    18
DP2680 DPAK3P    24
DP6590 DPAK3P    52
DP9010 DIODE_DUAL_6P 70
DP9011 DIODE_DUAL_6P 70
DP9020 DIODE_DUAL_6P 70
DP9021 DIODE_DUAL_6P 70
F1390 FUSE      13
F1395 FUSE      13
F1965 FUSE      18
F7010 FUSE      57
F9020 FUSE      70
FL7040 FILTER_LC 57
FL7041 FILTER_LC 57
FL7042 FILTER_LC 57
FL9010 FILTER_4P 70
FL9011 FILTER_4P 70
FL9020 FILTER_4P 70
FL9021 FILTER_4P 70
G6500 OSC       52
J1250 CON_M8RT_S_SM 12
J2690 CON_M16ST_D_SMA 24
J3320 CON_M16ST_D_SMA 30
J3350 CON_F14RT_S2MT_SM 30
J3400 CON_M8RT_S_SM 31
J3410 CON_F14RT_S2MT_SM 31
J3430 CON_F14RT_S2MT_SM 31
J3450 CON_4RT_WRIB 31
J3460 CON_4RT_WRIB 31
J3999 CON_12    36
J5000 CON_F200RT_DDR2DIMM_SM1 40
J5200 CON_F200RT_DDR2DIMM_SM1 41
J6900 CON_F30RT_S2MT_SM 56
J6950 CON_4RT_WRIB 56
J7000 CON_F30RT_T6MT_TH1 57
J7060 CON_F5RT_MINIDIN_TH 57
J7300 CON_M80ST_D2MT_SM3 60
J7490 CON_M80ST_D4MT_SM 61
J8200 CON_M50SM_5MM 64
J8250 CON_M50SM_5MM 64
J8600 CON_RJ45_SHORT_4MT_TH 67
J9010 CON_F9RT_1394B_S6MT_SMA 70
J9020 CON_F6RT_S4MT_TH1 70
JA000 CON_M40ST_D4MT_SM 74
L1250 IND       12
L1251 IND       12
L1252 IND       12
L1253 IND       12
L1254 IND       12
L1300 IND       13
L1400 IND_3P    14
L1501 IND       15
L1551 IND       15
L1601 IND       16
L1651 IND       16
L1700 IND       17
L1900 IND       18
L1970 IND       18
L1990 IND       18
L2200 IND       20
L3130 IND       28
L3350 IND       30
L3354 IND       30
L3355 IND       30
L3900 IND_3P    36
L5800 IND_3P    45
L5950 IND       46
L5990 IND       46
L6000 IND       47
L6010 IND       47
L6011 IND       47
L6020 IND       47
L6040 IND       47
L6041 IND       47
L6043 IND       47
L6048 IND       47
L6050 IND       47
L6095 IND       47
L6403 IND       51
L6410 IND       51
L6500 IND       52
L6510 IND       52
L6600 IND       53
L6610 IND       53
L6615 IND       53
L6620 IND       53
L6625 IND       53
L6720 IND       54
L6723 IND       54
L6726 IND       54
L6830 IND       55
L6833 IND       55
L6836 IND       55
L6900 IND       56
L6950 IND       56
L6952 IND       56
L6953 IND       56
L6955 IND       56
L7000 FILTER_4P 57
L7001 FILTER_4P 57
L7002 FILTER_4P 57
L7003 FILTER_4P 57
L7004 FILTER_4P 57
L7005 FILTER_4P 57
L7006 FILTER_4P 57
L7010 IND       57
L7060 IND       57
L7061 IND       57
L7062 IND       57
L7064 IND       57
L7066 IND       57
L8510 IND       66
L8520 IND       66
L8530 IND       66
L8900 IND       69
L8901 IND       69
L8902 IND       69
L8906 IND       69
L8909 IND       69
L8913 IND       69
L9010 IND       70
L9020 IND       70
L9090 IND       70
L9335 IND       73
PD3100 PHOTODIODE_2P 28
Q1208 TRA_2N7002DW 12
Q1210 TRA_IRF7416 12
Q1215 TRA_2N7002DW 12
Q1220 TRA_2N7002 12
Q1300 TRA_RLA130 13
Q1301 TRA_IRF7811W 13
Q1330 TRA_2N7002DW 13
Q1340 TRA_2N7002DW 13
Q1347 TRA_2N7002DW 13
Q1348 TRA_2N7002DW 13
Q1360 TRA_IRF7416 13
Q1384 TRA_2N7002DW 13
Q1390 TRA_IRF7416 13
Q1392 TRA_2N7002DW 13
Q1395 TRA_SUD45P03 13
Q1400 TRA_RLA130 14
Q1401 TRA_IRF7811W 14
Q1430 TRA_FDG6324L 14
Q1501 TRA_RLA130 15
Q1502 TRA_IRF7811W 15
Q1533 TRA_2N7002 15
Q1535 TRA_SI3443DV 15
Q1551 TRA_RLA130 15
Q1552 TRA_IRF7811W 15
Q1580 TRA_SI3443DV 15
Q1585 TRA_SI3443DV 15
Q1590 TRA_SI3443DV 15
Q1601 TRA_RLA130 16
Q1602 TRA_IRF7805 16
Q1640 TRA_2N7002 16
Q1651 TRA_RLA130 16
Q1652 TRA_IRF7805 16
Q1680 TRA_SI6467BDQ 16
Q1685 TRA_SI3446DV 16
Q1740 TRA_2N7002DW 17
Q1780 TRA_SI6467BDQ 17
Q1950 TRA_2N7002DW 18
Q1960 TRA_2N7002 18
Q1965 TRA_NDS9407 18
Q2470 TRA_2N7002DW 22
Q2480 TRA_2N7002DW 22
Q2481 TRA_2N7002DW 22
Q2600 TRA_2N3906 24
Q2601 TRA_2N7002 24
Q2680 TRA_2N7002DW 24
Q2900 TRA_2N7002DW 26
Q2910 TRA_2N7002DW 26
Q2940 TRA_2N7002DW 26
Q2941 TRA_2N7002DW 26
Q2948 TRA_2N7002 26
Q3001 TRA_2N3904 27
Q3002 TRA_2N3904 27
Q3003 TRA_2N3904 27
Q3004 TRA_2N3904 27
Q3103 TRA_2N7002DW 28
Q3900 TRA_HAT2168H 36
Q3902 TRA_HAT2160H 36
Q3903 TRA_HAT2160H 36
Q3940 TRA_2N7002DW 36
Q5800 TRA_SI7860DP 45
Q5801 TRA_SI7892DP 45
Q5884 TRA_2N7002DW 45
Q5950 TRA_SI3446DV 46
Q6900 TRA_SI3443DV 56
Q6901 TRA_2N7002 56
Q6950 TRA_FDG6324L 56
Q7011 TRA_2N7002DW 57
Q7014 TRA_2N7002DW 57
Q7075 TRA_TP0610 57
Q7076 TRA_2N7002DW 57
Q7080 TRA_DUAL_MMDT3904 57
Q7081 TRA_TP0610 57
Q8420 TRA_2N7002DW 65 67
Q8580 TRA_2N7002DW 66
Q8620 TRA_SI6467BDQ 67
R0820 RES       8
R0821 RES       8
R0830 RES       8
R0831 RES       8
R0840 RES       8
R0841 RES       8
R0842 RES       8
R0843 RES       8
R0850 RES       8
R0851 RES       8
R0950 RES       9
R0980 RES       9
R0981 RES       9
R0982 RES       9
R0983 RES       9
R0984 RES       9
R0985 RES       9
R0990 RES       9
R1015 RES       10
R1018 RES       10
R1025 RES       10
R1033 RES       10
R1110 RES       11
R1111 RES       11
R1120 RES       11
R1130 RES       11
R1135 RES       11
R1136 RES       11
R1137 RES       11
R1140 RES       11
R1160 RES       11
R1161 RES       11
R1162 RES       11
R1163 RES       11
R1164 RES       11
R1165 RES       11
R1166 RES       11
R1167 RES       11
R1170 RES       11
R1171 RES       11
R1172 RES       11
R1173 RES       11
R1174 RES       11
R1175 RES       11
R1176 RES       11
R1177 RES       11
R1185 RES       11
R1201 RES       12
R1202 RES       12
R1203 RES       12
R1204 RES       12
R1205 RES       12
R1206 RES       12
R1207 RES       12
R1208 RES       12
R1209 RES       12
R1210 RES       12
R1215 RES       12
R1216 RES       12
R1221 RES       12
R1222 RES       12
R1223 RES       12
R1224 RES       12
R1225 RES       12
R1226 RES       12
R1227 RES       12
R1228 RES       12
R1250 RES       12
R1251 RES       12
R1252 RES       12
R1255 RES       12
R1256 RES       12
R1300 RES       13
R1301 RES       13
R1302 RES       13
R1303 RES       13
R1304 RES       13
R1305 RES       13
R1317 RES       13
R1318 RES       13
R1319 RES       13
R1320 RES       13
R1321 RES       13
R1322 RES       13
R1323 RES       13
R1324 RES       13
R1325 RES       13
R1328 RES       13
R1329 RES       13
R1330 RES       13
R1340 RES       13
R1341 RES       13
R1342 RES       13
R1343 RES       13
R1344 RES       13
R1345 RES       13
R1346 RES       13
R1347 RES       13
R1348 RES       13
R1351 RES       13
R1352 RES       13
R1353 RES       13
R1354 RES       13
R1360 RES       13
R1361 RES       13
R1370 RES       13
R1380 RES       13
R1381 RES       13
R1382 RES       13
R1383 RES       13
R1384 RES       13
R1385 RES       13
R1386 RES       13
R1387 RES       13
R1390 RES       13
R1391 RES       13
R1392 RES       13
R1395 RES       13
R1396 RES       13
R1401 RES       14
R1402 RES       14
R1410 RES       14
R1415 RES       14
R1416 RES       14
R1420 RES       14
R1421 RES       14
R1422 RES       14
R1425 RES       14
R1427 RES       14
R1430 RES       14
R1450 RES       14
R1451 RES       14
R1452 RES       14
R1453 RES       14
R1461 RES       14
R1501 RES       15
R1502 RES       15
R1503 RES       15
R1504 RES       15
R1505 RES       15
R1510 RES       15
R1511 RES       15
R1512 RES       15
R1530 RES       15
R1531 RES       15
R1532 RES       15
R1533 RES       15
R1535 RES       15
R1551 RES       15
R1552 RES       15
R1553 RES       15
R1554 RES       15
R1555 RES       15
R1560 RES       15
R1561 RES       15
R1562 RES       15
R1601 RES       16
R1602 RES       16
R1620 RES       16
R1621 RES       16
R1630 RES       16
R1631 RES       16
R1632 RES       16
R1633 RES       16
R1634 RES       16
R1640 RES       16
R1641 RES       16
R1651 RES       16
R1652 RES       16
R1670 RES       16
R1671 RES       16
R1680 RES       16
R1720 RES       17
R1722 RES       17
R1723 RES       17
R1724 RES       17
R1730 RES       17
R1731 RES       17
R1732 RES       17
R1733 RES       17
R1950 RES       18
R1951 RES       18
R1952 RES       18
R1960 RES       18
R1961 RES       18
R1963 RES       18
R1965 RES       18
R1966 RES       18
R1990 RES       18
R1991 RES       18
R1992 RES       18
R1993 RES       18
R1994 RES       18
R1995 RES       18
R1996 RES       18
R1997 RES       18
R1998 RES       18
R2101 RES       19
R2102 RES       19
R2103 RES       19
R2104 RES       19
R2105 RES       19
R2106 RES       19
R2107 RES       19
R2109 RES       19
R2204 RES       20
R2205 RES       20
R2207 RES       20
R2208 RES       20
R2209 RES       20
R2210 RES       20
R2211 RES       20
R2212 RES       20
R2255 RES       20
R2256 RES       20
R2300 RES       21
R2301 RES       21
R2302 RES       21
R2303 RES       21
R2304 RES       21
R2305 RES       21
R2306 RES       21
R2307 RES       21
R2308 RES       21
R2309 RES       21
R2310 RES       21
R2311 RES       21
R2340 RES       21
R2350 RES       21
R2352 RES       21
R2360 RES       21
R2365 RES       21
R2367 RES       21
R2380 RES       21
R2385 RES       21
R2387 RES       21
R2392 RES       21
R2400 RES       22
R2401 RES       22
R2410 RES       22
R2411 RES       22
R2451 RES       22
R2452 RES       22
R2455 RES       22
R2460 RES       22
R2461 RES       22
R2462 RES       22
R2463 RES       22
R2464 RES       22
R2470 RES       22
R2471 RES       22
R2472 RES       22
R2480 RES       22
R2481 RES       22
R2482 RES       22
R2490 RES       22
R2600 RES       24
```

	8	7	6	5	4	3	2	1

R2601 RES 24
R2602 RES 24
R2610 RES 24
R2680 RES 24
R2690 RES 24
R2691 RES 24
R2692 RES 24
R2695 RES 24
R2696 RES 24
R2705 RES 25
R2710 RES 25
R2715 RES 25
R2730 RES 25
R2740 RES 25
R2741 RES 25
R2750 RES 25
R2751 RES 25
R2760 RES 25
R2761 RES 25
R2765 RES 25
R2766 RES 25
R2767 RES 25
R2768 RES 25
R2770 RES 25
R2771 RES 25
R2772 RES 25
R2773 RES 25
R2774 RES 25
R2900 RES 26
R2901 RES 26
R2902 RES 26
R2903 RES 26
R2910 RES 26
R2911 RES 26
R2912 RES 26
R2913 RES 26
R2920 RES 26
R2921 RES 26
R2922 RES 26
R2929 RES 26
R2930 RES 26
R2935 RES 26
R2936 RES 26
R2940 RES 26
R2941 RES 26
R2943 RES 26
R2948 RES 26
R2949 RES 26
R2951 RES 26
R2958 RES 26
R2965 RES 26
R2966 RES 26
R2967 RES 26
R2969 RES 26
R3000 RES 27
R3001 RES 27
R3002 RES 27
R3003 RES 27
R3004 RES 27
R3005 RES 27
R3010 RES 27
R3011 RES 27
R3012 RES 27
R3013 RES 27
R3020 RES 27
R3021 RES 27
R3022 RES 27
R3023 RES 27
R3100 RES 28
R3101 RES 28
R3102 RES 28
R3103 RES 28
R3104 RES 28
R3105 RES 28
R3130 RES 28
R3131 RES 28
R3132 RES 28
R3220 RES 29
R3320 RES 30
R3321 RES 30
R3352 RES 30
R3353 RES 30
R3355 RES 30
R3410 RES 31
R3411 RES 31
R3500 RES 32
R3505 RES 32
R3506 RES 32
R3513 RES 32
R3514 RES 32
R3550 RES 32
R3551 RES 32
R3600 RES 33
R3601 RES 33
R3610 RES 33
R3611 RES 33
R3620 RES 33
R3702 RES 34
R3703 RES 34
R3704 RES 34
R3705 RES 34
R3706 RES 34
R3707 RES 34
R3720 RES 34
R3721 RES 34
R3722 RES 34
R3723 RES 34
R3724 RES 34
R3725 RES 34
R3726 RES 34
R3727 RES 34
R3728 RES 34
R3729 RES 34
R3730 RES 34
R3731 RES 34
R3752 RES 34
R3753 RES 34
R3756 RES 34
R3757 RES 34
R3758 RES 34
R3759 RES 34
R3761 RES 34
R3765 RES 34
R3766 RES 34
R3767 RES 34
R3769 RES 34
R3771 RES 34
R3772 RES 34
R3900 RES 36
R3901 RES 36
R3910 RES 36
R3940 RES 36
R3941 RES 36
R3942 RES 36
R3943 RES 36
R3944 RES 36
R3945 RES 36
R3946 RES 36
R3950 RES 36
R3951 RES 36
R3960 RES 36
R3961 RES 36
R3962 RES 36
R3963 RES 36
R3964 RES 36
R3965 RES 36
R3970 RES 36
R3971 RES 36
R3972 RES 36
R3973 RES 36
R3974 RES 36
R3975 RES 36
R3976 RES 36
R3977 RES 36
R3980 RES 36
R3981 RES 36
R3982 RES 36
R3983 RES 36
R3984 RES 36
R3985 RES 36
R3986 RES 36
R3987 RES 36
R3988 RES 36
R3989 RES 36
R3990 RES 36
R3998 RES 36
R3999 RES 36
R4600 RES 37

R4610 RES 37
R4611 RES 37
R4620 RES 37
R4621 RES 37
R4625 RES 37
R4700 RES 38
R4701 RES 38
R4710 RES 38
R4810 RES 39
R4811 RES 39
R4850 RES 39
R4851 RES 39
R4855 RES 39
R4856 RES 39
R4860 RES 39
R4861 RES 39
R4865 RES 39
R4866 RES 39
R5001 RES 40
R5002 RES 40
R5600 RES 43
R5605 RES 43
R5610 RES 43
R5611 RES 43
R5612 RES 43
R5613 RES 43
R5614 RES 43
R5615 RES 43
R5616 RES 43
R5617 RES 43
R5618 RES 43
R5619 RES 43
R5620 RES 43
R5700 RES 44
R5720 RES 44
R5721 RES 44
R5722 RES 44
R5725 RES 44
R5726 RES 44
R5730 RES 44
R5731 RES 44
R5820 RES 45
R5821 RES 45
R5822 RES 45
R5823 RES 45
R5826 RES 45
R5827 RES 45
R5828 RES 45
R5829 RES 45
R5830 RES 45
R5880 RES 45
R5881 RES 45
R5882 RES 45
R5883 RES 45
R5884 RES 45
R5885 RES 45
R6103 RES 48
R6104 RES 48
R6105 RES 48
R6106 RES 48
R6107 RES 48
R6108 RES 48
R6109 RES 48
R6153 RES 48
R6154 RES 48
R6155 RES 48
R6156 RES 48
R6157 RES 48
R6158 RES 48
R6159 RES 48
R6190 RES 48
R6191 RES 48
R6192 RES 48
R6193 RES 48
R6194 RES 48
R6196 RES 48
R6197 RES 48
R6198 RES 48
R6199 RES 48
R6240 RES 49
R6241 RES 49
R6245 RES 49
R6246 RES 49
R6290 RES 49
R6291 RES 49
R6295 RES 49
R6296 RES 49
R6300 RES 50
R6340 RES 50
R6341 RES 50
R6345 RES 50
R6346 RES 50
R6390 RES 50
R6391 RES 50
R6395 RES 50
R6396 RES 50
R6400 RES 51
R6420 RES 51
R6421 RES 51
R6422 RES 51
R6423 RES 51
R6450 RES 51
R6451 RES 51
R6452 RES 51
R6453 RES 51
R6454 RES 51
R6455 RES 51
R6456 RES 51
R6457 RES 51
R6458 RES 51
R6459 RES 51
R6460 RES 51
R6461 RES 51
R6462 RES 51
R6463 RES 51
R6470 RES 51
R6490 RES 51
R6498 RES 51
R6499 RES 51
R6500 RES 52
R6501 RES 52
R6502 RES 52
R6503 RES 52
R6510 RES 52
R6511 RES 52
R6512 RES 52
R6513 RES 52
R6514 RES 52
R6530 RES 52
R6640 RES 53
R6641 RES 53
R6642 RES 53
R6650 RES 53
R6651 RES 53
R6660 RES 53
R6661 RES 53
R6662 RES 53
R6670 RES 53
R6671 RES 53
R6672 RES 53
R6680 RES 53
R6681 RES 53
R6690 RES 53
R6730 RES 54
R6731 RES 54
R6732 RES 54
R6733 RES 54
R6734 RES 54
R6740 RES 54
R6741 RES 54
R6742 RES 54
R6752 RES 54
R6754 RES 54
R6760 RES 54
R6761 RES 54
R6762 RES 54
R6763 RES 54
R6764 RES 54
R6765 RES 54
R6766 RES 54
R6767 RES 54
R6800 RES 55
R6801 RES 55
R6802 RES 55
R6803 RES 55
R6804 RES 55
R6805 RES 55
R6880 RES 55
R6881 RES 55

R6882 RES 55
R6900 RES 56
R6903 RES 56
R6910 RES 56
R6911 RES 56
R6950 RES 56
R6999 RES 56
R7010 RES 57
R7011 RES 57
R7012 RES 57
R7013 RES 57
R7014 RES 57
R7020 RES 57
R7021 RES 57
R7022 RES 57
R7030 RES 57
R7031 RES 57
R7040 RES 57
R7041 RES 57
R7042 RES 57
R7050 RES 57
R7051 RES 57
R7070 RES 57
R7071 RES 57
R7072 RES 57
R7073 RES 57
R7075 RES 57
R7076 RES 57
R7077 RES 57
R7078 RES 57
R7079 RES 57
R7080 RES 57
R7081 RES 57
R7082 RES 57
R7083 RES 57
R7150 RES 58
R7151 RES 58
R7152 RES 58
R7205 RES 59
R7252 RES 59
R7253 RES 59
R7254 RES 59
R7300 RES 60
R7305 RES 60
R7400 RES 61
R7410 RES 61
R7411 RES 61
R7412 RES 61
R7420 RES 61
R7421 RES 61
R7422 RES 61
R7423 RES 61
R7424 RES 61
R7430 RES 61
R7450 RES 61
R7500 RES 62
R7501 RES 62
R7502 RES 62
R7503 RES 62
R7504 RES 62
R7510 RES 62
R7511 RES 62
R7512 RES 62
R8100 RES 63
R8151 RES 63
R8160 RES 63
R8161 RES 63
R8162 RES 63
R8163 RES 63
R8164 RES 63
R8165 RES 63
R8166 RES 63
R8167 RES 63
R8200 RES 64
R8201 RES 64
R8202 RES 64
R8203 RES 64
R8210 RES 64
R8211 RES 64
R8212 RES 64
R8255 RES 64
R8400 RES 65
R8405 RES 65
R8410 RES 65
R8420 RES 65
R8421 RES 65
R8501 RES 66
R8509 RES 66
R8560 RES 66
R8561 RES 66
R8562 RES 66
R8569 RES 66
R8580 RES 66
R8590 RES 66
R8591 RES 66
R8592 RES 66
R8593 RES 66
R8594 RES 66
R8595 RES 66
R8596 RES 66
R8597 RES 66
R8600 RES 67
R8601 RES 67
R8602 RES 67
R8603 RES 67
R8610 RES 67
R8620 RES 67
R8621 RES 67
R8800 RES 68
R8902 RES 69
R8903 RES 69
R8904 RES 69
R8905 RES 69
R8906 RES 69
R8909 RES 69
R8911 RES 69
R8912 RES 69
R8914 RES 69
R8915 RES 69
R8916 RES 69
R8921 RES 69
R8931 RES 69
R8933 RES 69
R8935 RES 69
R8998 RES 69
R8999 RES 69
R9011 RES 70
R9050 RES 70
R9051 RES 70
R9052 RES 70
R9053 RES 70
R9054 RES 70
R9060 RES 70
R9061 RES 70
R9062 RES 70
R9063 RES 70
R9064 RES 70
R9070 RES 70
R9090 RES 70
R9099 RES 70
R9100 RES 71
R9101 RES 71
R9102 RES 71
R9103 RES 71
R9200 RES 72
R9220 RES 72
R9221 RES 72
R9250 RES 72
R9300 RES 73
R9301 RES 73
R9302 RES 73
R9303 RES 73
R9304 RES 73
R9305 RES 73
R9306 RES 73
R9307 RES 73
R9310 RES 73
R9335 RES 73
R9338 RES 73
R9339 RES 73
R9340 RES 73
R9341 RES 73
R9345 RES 73
R90990 RPAK4P 9
RP1150 RPAK4P 11
RP1151 RPAK4P 11
RP2450 RPAK4P 22
RP3510 RPAK4P 32

RP3511 RPAK4P 32
RP3512 RPAK4P 32
RP3513 RPAK4P 32
RP3514 RPAK4P 32
RP3990 RPAK4P 36
RP4800 RPAK4P 39
RP4801 RPAK4P 39
RP4802 RPAK4P 39
RP4803 RPAK4P 39
RP4804 RPAK4P 39
RP4870 RPAK2P 39
RP4871 RPAK2P 39
RP4872 RPAK4P 39
RP4873 RPAK4P 39
RP4875 RPAK2P 39
RP4876 RPAK2P 39
RP4877 RPAK4P 39
RP4878 RPAK4P 39
RP5610 RPAK4P 43
RP5611 RPAK4P 43
RP6100 RPAK4P 48
RP6101 RPAK4P 48
RP6102 RPAK4P 48
RP6108 RPAK2P 48
RP6109 RPAK2P 48
RP6150 RPAK4P 48
RP6151 RPAK4P 48
RP6152 RPAK4P 48
RP6158 RPAK2P 48
RP6159 RPAK2P 48
RP6707 RPAK2P 54
RP6708 RPAK2P 54
RP6709 RPAK2P 54
RP6710 RPAK2P 54
RP6720 RPAK4P 54
RP6721 RPAK4P 54
RP6722 RPAK4P 54
RP6723 RPAK4P 54
RP6811 RPAK2P 55
RP6812 RPAK2P 55
RP6813 RPAK2P 55
RP6821 RPAK4P 55
RP6822 RPAK4P 55
RP6823 RPAK4P 55
RP7250 RPAK4P 59
RP7251 RPAK4P 59
RP7410 RPAK4P 61
RP7510 RPAK4P 62
RP8150 RPAK4P 63
RP8151 RPAK4P 63
RP8152 RPAK4P 63
RP8153 RPAK4P 63
RP8154 RPAK4P 63
RP9100 RPAK4P 71
RP9101 RPAK4P 71
RP9210 RPAK4P 72
RP9211 RPAK4P 72
RP9212 RPAK4P 72
RP9300 RPAK4P 73
RP9301 RPAK4P 73
RP9310 RPAK4P 73
SH0200 SHLD_3P_EMI 2
SP0201 SPKR_CLIP_P84 2
SP0202 SPKR_CLIP_P84 2
SP0203 SPKR_CLIP_P84 2
SP0204 SPKR_CLIP_P84 2
SP0205 SPKR_CLIP_P84 2
SP0206 SPKR_CLIP_P84 2
TR600 XFR_1000BT_82400275 67
TR601 XFR_1000BT_82400275 67
U1200 COMPARATOR_LMC7211 12
U1220 COMPARATOR_LMC7211 12
U1250 INA138 12
U1300 MAX1772 13
U1350 COMPARATOR_LMC7211 13
U1370 AMP_MAX4172 13
U1380 OPAMP_LMC7111 13
U1400 LTC1625 14
U1420 COMPARATOR_LMC7211 14
U1450 VREG_LP2951 14
U1460 VREG_LP2951 14
U1500 LTC3707 15
U1600 MAX1715 16
U1700 LTC3412 17
U1970 VREG_LM2594 18
U1980 VREG_HM1572FM 18
U1990 LTC3411 18
U2100 I2 19 22 32 38 43 59 63 65 68 72
U2200 LTC3412 20
U2250 VREG_LT1962 20
U2390 SN74AUC1G74 21
U2391 SN74AUC1G74 21
U2392 SN74AUC1G74 21
U2500 CLK_DR_CDCVF2505 23
U2700 M30280F8 25
U3000 ADT7467 27
U3100 OPAMP_MAX4236EUT7 28
U3130 MM3120 28
U3220 KXM52 29
U3400 A8 33 34 35
U3900 MAX1717 36
U3990 PI3B3257 36
U4400 FAN2558 37
U5700 M11P 44 46 47 48 51 53
U5800 LTC1778 45
U6200 SDRAM_DDR_K4D553235F 49
U6250 SDRAM_DDR_K4D553235F 49
U6300 SDRAM_DDR_K4D553235F 50
U6350 SDRAM_DDR_K4D553235F 50
U6400 VREG_HM1571J 51
U6510 CLK_GEN_CY25811 52
U6530 MAX8860 52
U6700 SIL1178CS48 54
U6800 SIL1178CS48 55
U6953 NC7S32 56
U7050 741G32 57
U7051 741G32 57
U7070 COMPARATOR_LMC7211 57
U7100 FEPR_1MX8 58
U7400 PCI1510GGU 61
U7450 PWR_CNTRL_TPS2211 61
U7500 UPD720101_FBGA_SPLIT 62 73
U8500 BCM5462 18 66 69
XW1012 SHORT 10
XW1013 SHORT 10
XW1015 SHORT 10
XW1017 SHORT 10
XW1018 SHORT 10
XW1019 SHORT 10
XW1025 SHORT 10
XW1033 SHORT 10
XW1050 SHORT 10
XW1251 SHORT 12
XW1252 SHORT 12
XW1300 SHORT 13
XW1400 SHORT 14
XW1500 SHORT 15
XW1600 SHORT 16
XW1700 SHORT 17
XW1990 SHORT 18
XW2200 SHORT 20
XW2700 SHORT 25
XW2970 SHORT 26
XW3900 SHORT 36
XW3901 SHORT 36
XW3910 SHORT 36
XW3911 SHORT 36
XW5800 SHORT 45
XW6590 SHORT 52
XW6591 SHORT 52
XW6592 SHORT 52
XW6593 SHORT 52
XW7060 SHORT 57
XW7061 SHORT 57
XW9070 SHORT 70
XW9071 SHORT 70
XWA000 SHORT 74
XWA001 SHORT 74
XWA033 SHORT 74
XWA050 SHORT 74
XWA051 SHORT 74
Y2410 CRYSTAL 22
Y2740 CRYSTAL 25
Y2750 CRYSTAL 25
Y8500 CRYSTAL 66
Y8920 CRYSTAL 69
Y9220 CRYSTAL 72
Y9345 CRYSTAL 73

ET0201 MTGHOLE 2
ET0202 MTGHOLE 2
ET0203 MTGHOLE 2
ET0204 MTGHOLE 2
ET0205 MTGHOLE 2
ET0210 MTGHOLE 2
ET0220 MTGHOLE 2
ET0230 MTGHOLE 2
ET0250 HOLE_VIA 2
ET0251 HOLE_VIA 2
ET0252 HOLE_VIA 2
ET0253 HOLE_VIA 2
ET0254 HOLE_VIA 2
ET0255 HOLE_VIA 2
ET0256 HOLE_VIA 2
ET0257 HOLE_VIA 2