

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
C		397426	PRODUCTION RELEASED	08/30/05	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M10 AGP & CLOCKS
19	M10 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	SIL1162 TMDS TRANSMITTER
21	M10 ANALOG, POWER, GND


PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS


# SCHEM, MLB, PBG4 17"

## 8/23/2005

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS		✓
INT_TMDS	✓	
NO_4XVCORE	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6654	1	SCHEM,MLB,PBG4 17	SCH1	
820-1615	1	PCBF,MLB,PBG4 17	PCB1	
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:R94	LABEL_64MB
826-4393	1	LABEL,PCB,28MM X 6MM	EEE:R95	LABEL_128MB

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAPFER	DESIGN CK	<b>NOTICE OF PROPRIETARY PROPERTY</b> THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	DRAWING NUMBER
				<b>SCHEM, MLB, PBG4 17"</b> 051-6654 REV. C	
				SHT 1 OF 44	




**SYSTEM BLOCK DIAGRAM**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6654	C
SCALE		SHT	OF
NONE		2	44

# POWER SYSTEM ARCHITECTURE



## POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	3 OF 44

# PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN  
 1/2 OZ CU THICKNESS: 0.7 MILS  
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%  
 DIELECTRIC: FR-4  
 LAYER COUNT: 12  
 SIGNAL TRACE WIDTH: 4 MILS  
 SIGNAL TRACE SPACING: 4 MILS  
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


## BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

## BOARD HOLES


### ASICS HEATSINK MOUNTS




### CHASSIS MOUNTS




### INVERTER




### SPEAKER CLIPS



### CONDUCTIVE MOUNTS



## GROUND VIAS





## BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	4 OF 44







### CPU PLL CONFIG CIRCUITRY




### CPU FREQUENCY CONFIGURATION

APOLLO 7

MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0	1111 0F
1.0X	PLL BYPASS		0	0011 03
2.0X	333	267	0	0100 04
3.0X	500	400	0	1000 08
4.0X	667	533	0	1010 0A
5.0X	833	667	0	1011 0B
5.5X	917	733	0	1001 09
6.0X	1000	800	0	1101 0D
6.5X	1083	867	0	0101 05
7.0X	1167	933	0	0010 02
7.5X	1250	1000	0	0001 01
8.0X	1333	1067	0	1100 0C
8.5X	1417	1133	0	0110 06
9.0X	1500	1200	1	0111 17
9.5X	1583	1267	0	0111 07
10.0X	1667	1333	1	1010 1A
10.5X	1750	1400	1	1000 18
11.0X	1833	1467	1	1001 19
11.5X	1917	1533	0	0000 00
12.0X	2000	1600	1	1011 1B
12.5X	2083	1667	1	1111 1F
13.0X	2167	1733	1	0101 15
13.5X	2250	1800	0	1110 0E
14.0X	2333	1867	1	1100 1C
15.0X	2500	2000	1	0001 11
16.0X	2667	2133	1	1101 1D
17.0X	2833	2267	1	0000 10
18.0X	3000	2400	1	0010 12
20.0X	3333	2667	1	0011 13
21.0X	3500	2800	1	0100 14
24.0X	4000	3200	1	0110 16
28.0X	4667	3733	1	1110 1E

### CPU CONFIGURATION



SIGNAL	TIED	APPLICATION
CPU_EMODE0_L (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
CPU_BUS_VSEL (PROCESSOR)	CPU_HRESET_L	2.5V INTERFACE
	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

**CPU CONFIGURATION**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	7 OF 44
NONE		

# INTREPID BOOT STRAPS

THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:  
 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 2/ D46 - SELPCIISPREADCLK - SLEEP/WAKE CYCLE REQUIRED  
 3/ D44 - PLL4MODESEL\_NXT<0> - SLEEP/WAKE CYCLE REQUIRED  
 4/ D43 - PLL4MODESEL\_NXT<1> - SLEEP/WAKE CYCLE REQUIRED  
 5/ D42 - PLL4MODESEL\_NXT<2> - SLEEP/WAKE CYCLE REQUIRED  
 6/ D33 - ANALYZERCLK\_EN\_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE




## Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	OF
NONE	8	44







SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND  
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND  
 MEM\_MUXSEL\_H<0> AND MEM\_MUXSEL\_L<0> ARE ACTIVE LOW  
 MEM\_MUXSEL\_H<1> AND MEM\_MUXSEL\_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




### 16BIT 2:1 DDR MUXES

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6654	C
SHEET		10 OF 44	



REVERSED  
SLOT "B"  
CUSTOMER SLOT

DDR VREF  
ONE 0.1UF PER SLOT

DDR BYPASS CAPS  
SLOT "A"

FOR RETURN CURRENT


SLOT "B"

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	11 OF 44	
NONE			





AGP PULL-UPS/PULL DOWNS

NOTE: Designs using AGP slot should use 52-ohm a resistor here.

AGP I/O REFERENCE

(PLACE CLOSE TO INTREPID AGP BALLS)

SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS

PLACE CLOSE TO INTREPID SIDE

PCI PULL-UPS

USB2 AND CBUS REQ REMAINS ON +3V MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	12 OF 44	
NONE			





**ENET\_TXD SERIES TERMINATION**



ADDR	BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	J20 - PG 12	N/A	N/A	N/A
A1-RD	RAM - REVERSED	J23 - PG 12	N/A	N/A	N/A
A2-WR					
A3-RD					
AC-WR					
AD-RD				DASH MODEM	N/A
AE-WR	BOOTBANG E2PROM	U37 - PG 23	N/A	N/A	N/A
AF-RD					
84-WR	LMU	U36 - PG 23	N/A	N/A	N/A
85-RD					
58-WR			FAN CONTROLLER	N/A	N/A
59-RD			U3 - PG 24		
6A-WR				SNAPPER SOUND	N/A
6B-RD				J12 - PG 24	
D0-WR			CLOCK SLEW SSCG	N/A	N/A
D1-RD			U56 - PG 15		

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES


JTAG_RSTN_L	TST_TEI_H	JTAG_TDO_H (I/O)	JTAG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

**INT - ENET/FW/UATA EIDE/I2C**

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	
NONE	13	44



**USB PORT ASSIGNMENTS**

PORT A - RIGHT USB 1

PORT B - UNUSED

PORT C - LEFT USB

PORT D - UNUSED

PORT E - BLUETOOTH

PORT F - MODEM

HWPLL TESTMUSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H

**INT - USB/GPIOS/I2S**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
359S0074	359S0086	?	U42	ALT FOR NEW SCREEN

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R100	NO_SSCG

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	14 OF 44
NONE		




# Intrepid Power

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	15 OF 44	C





### Intrepid Decoupling

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	OF
		16	44




PCI1510 PULL-UPS



THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD




MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!





0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV

PC CARD/CARDBUS CONNECTOR



TI REFERENCE SCHEMATIC DID NOT HAVE BULK ON +VCC\_CBUS\_SW



**CARDBUS**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	17 OF 44


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRPHCTLR,66	BGA U44	CRITICAL	M11_CSP128
338S0154	1	IC,ATI,M11-CSP64,GRPHCTLR,66	BGA U44	CRITICAL	M11_CSP64

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0182	338S0158	M11_CSP128	U44	ALT FOR A16
338S0183	338S0154	M11_CSP64	U44	ALT FOR A16




### 27M OSC

(PLACE THE OSCILLATOR AND R189 AND R195 CLOSE TO ATI PIN AJ29)




S0=1;S1=M => -1.5% DOWN-SPREAD  
SPREAD SPECTRUM SUPPORT



### M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	18 44	
NONE			



**TMD5 TERMINATION**  
 TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN  
 CMP LINE SHOULD BE ROUTED AS 4MIL SURFACE  
 TRACE SO THAT IT MAY BE CUT BETWEEN CAPS

**U44 RAGE MOBILITY M11-CSP64 64MB BGA (3 OF 6)**

GPU_DVOD<0>	AJ5	ZV_LCDDATA0
GPU_DVOD<1>	AK5	ZV_LCDDATA1
GPU_DVOD<2>	AG6	ZV_LCDDATA2
GPU_DVOD<3>	AH6	ZV_LCDDATA3
GPU_DVOD<4>	AJ6	ZV_LCDDATA4
GPU_DVOD<5>	AK6	ZV_LCDDATA5
GPU_DVOD<6>	AG7	ZV_LCDDATA6
GPU_DVOD<7>	AH7	ZV_LCDDATA7
GPU_DVOD<8>	AJ7	ZV_LCDDATA8
GPU_DVOD<9>	AK7	ZV_LCDDATA9
GPU_DVOD<10>	AG8	ZV_LCDDATA10
GPU_DVOD<11>	AH8	ZV_LCDDATA11
	AJ8	ZV_LCDDATA12
	AK8	ZV_LCDDATA13
	AG9	ZV_LCDDATA14
	AH9	ZV_LCDDATA15
	AJ9	ZV_LCDDATA16
	AK9	ZV_LCDDATA17
	AG10	ZV_LCDDATA18
	AH10	ZV_LCDDATA19
	AJ10	ZV_LCDDATA20
	AK10	ZV_LCDDATA21
	AG11	ZV_LCDDATA22
	AH11	ZV_LCDDATA23
GPU_DVO_VSYNC	AJ4	ZV_LCDCNTL0
GPU_DVO_HSYNC	AK4	ZV_LCDCNTL1
GPU_DVO_DE	AH5	ZV_LCDCNTL2
GPU_DVO_CLKP	AG5	ZV_LCDCNTL3
ATI_AGP_FB_SKEW<0>	AJ2	GPIO0
ATI_AGP_FB_SKEW<1>	AK2	GPIO1
ATI_X1CLK_SKEW<0>	AK1	GPIO2
ATI_X1CLK_SKEW<1>	AH3	GPIO3
ATI_BUS_CFG<0>	AH2	GPIO4
ATI_BUS_CFG<1>	AJ1	GPIO5
ATI_BUS_CFG<2>	AF4	GPIO6
ATI_GPIO7_SEN	AH1	GPIO7
ATI_GPIO8_SEN	AG3	GPIO8
ATI_GPIO9_SEN	AF3	GPIO9
ATI_GPIO10_SEN	AG2	GPIO10
ATI_GPIO11_SEN	AF2	GPIO11
ATI_GPIO12_SEN	AG1	GPIO12
ATI_GPIO13_SPN	AF1	GPIO13
HPD_PWR_SNS_EN	AE2	GPIO14
GPU_VCORE_CNTL_L	AE1	GPIO15
ATI_SSCLK_IN	M1	GPIO16
ATI_TMD5_DN<0>	AJ13	TXOM
ATI_TMD5_DP<0>	AK13	TXOP
ATI_TMD5_DN<1>	AJ14	TXIM
ATI_TMD5_DP<1>	AK14	TXIP
ATI_TMD5_DN<2>	AJ15	TX2M
ATI_TMD5_DP<2>	AK15	TX2P
ATI_TMD5_CLKN	AJ12	TXCM
ATI_TMD5_CLKP	AK12	TXCP
ATI_CLK27M_IN	AJ29	XTALIN
	AJ30	XTALOUT
	AH24	TESTEN
	AJ26	SSIN
	B24	VSS
	B20	VSS
	A24	VSS


**GPU VCORE SUPPLY**

WHEN VCORE\_CNTL HIGH => 1.2V  
 $1.2V = 0.8V * (1 + R332 / (R331 // R333))$   
 WHEN VCORE\_CNTL LOW => 1.0V  
 $1.0V = 0.8V * (1 + R332 / R333)$

**M10 CORE PWR/LVDS/TMD5**  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	19 OF 44
NONE		


# SIL1162 DVI TRANSMITTER



**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6654	C
SCALE		SHT OF	
NONE		20 OF 44	





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
35380828	1	IC, MAX8860, LDO, 2.77V	U8	?
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380647	35380828	?	U8	ALT FOR 2.82V PART

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	OF
NONE	21	44

**ANALOG FILTERING PLACE CLOSE TO CONNECTOR**


**EXTERNAL VIDEO (DVI) INTERFACE**

Power key detect path when system is shutdown or asleep.. DDC CLK is isolated from NV17H DURING SHUTDOWN. WHEN power key on remote device is pressed, 5V will be driven into DDC\_CLK. Since host rails will be low, TP0610 will turn on, driving SOFT\_PWR\_ON\_L low. As host rails rise, TP0610 will turn off, as will remote device path into DDC\_CLK. Isolation will be disabled as well.

**DVI POWER SWITCH**




**TMSD FILTERING PLACE CLOSE TO CONNECTOR**



**S-VIDEO/COMP OUT INTERFACE**

Place GND shorts at graphics controller




Place GND shorts at graphics controller



**LCD INTERFACE**


**LVDS INTERFACE**

100K pull-ups are for no-panel case (development) Panel has 2K pull-ups



**INVERTER INTERFACE**

INVERTER EXPECTS ACTIVE HIGH SIGNAL




**VIDEO CONNECTORS**

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6654	C
SCALE	SHT	22 44
NONE		


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U52	CRITICAL	?

### MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35380856	35380504	?	U40	ALT FOR SUPPLY PROBLEM

### LMU




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0008	197S0040		Y4	ALT FOR SWARD

### BOOT BANGER E2PROM




- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG\_HRESET\_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
  - 2/ PMU\_HRESET\_L (3V PULLUP INTO LMU)
  - 3/ BBANG\_JTAG\_TCK (REGULAR OUTPUT)
  - 4/ JTAG\_CPU\_TMS (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
  - 5/ JTAG\_CPU\_TDI (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)
  - 6/ JTAG\_CPU\_TRST\_L (OPEN COLLECTOR OUTPUT - 4700HM PULLUP ON MLB)


### SLEEP LED




### SPIDEY FLEX




### KEYBOARD PULLUPS



### KB LED DRIVER



### LMU PULL-DOWNS



### LMU/BOOTBANGER/SPIDEY

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	23 OF 44




# HARD DRIVE INTERFACE (UATA100)

## EIDE SERIES TERMINATION


PLACE TERMINATORS NEAR INTREPID




## WIRELESS INTERFACE





## OPTICAL DRIVE INTERFACE (EIDE)



## PLACE SERIES R CLOSE TO INTERPID




## PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V\_HD\_SLEEP AND +3V\_SLEEP?

## BLUETOOTH/LEFT-SIDE USB




## INTERNAL I/O CONNECTORS

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	24 OF 44	
NONE			

IOCHRDRY - UATA100 REQUIRES PULL-UP TO 3.3V






# SOUND BOARD (SOUSAPHONE)

AUDIO - SNAPPER  
SND - INTREPID


# MODEM

SUPPORTS BOTH THE LAST DASH AND Q52 SOFT MODEM


# SERIAL DEBUG INTERFACE




# DEBUG POWER BUTTON




# DEBUG JUMPERS



# RIGHT FAN (GPU)




# LEFT FAN (CPU)




# FAN INTERFACE


KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER



KEEP STUFFING RESISTORS CLOSE TO ADT7460 CONTROLLER




# THERM ISOLATION




PLACE XW9 CLOSE TO 5V SWITCHER (U27)  
PLACE CAPS AS CLOSE TO THERMISTORS AS POSSIBLE  
PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY


## MAIN1




## PLACE CLOSE TO CPU MAIN2



## PLACE UNDERNEATH UPPER RAM ALTERNATE1



## PLACE CLOSE TO BATTERY CHARGER/VCORE ALTERNATE2




# FAN/MODEM/SOUND/SLEEP LED/DEBUG

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	25 OF	44
NONE			



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

Y7 LOAD CAPACITANCE IS 16PF

CRITICAL NEC\_USB

Y5 30.0000M

8x4.5MM-SM

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

NEC\_USB

INTREPID USB CONSTRAINTS

USB DAM	USB_DA	5 MIL SPACING	14
USB DAP	USB_DA	5 MIL SPACING	14
USB DCM	USB_DC	5 MIL SPACING	14
USB DCP	USB_DC	5 MIL SPACING	14
USB DIM	USB_D1	5 MIL SPACING	14 26
USB DIP	USB_D1	5 MIL SPACING	14 26
USB D2M	USB_D2	5 MIL SPACING	14 26
USB D2P	USB_D2	5 MIL SPACING	14 26

PLACE NEAR J3

SUTRO CONNECTOR

PLACE NEAR J12

BUBBA CONNECTOR

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE NONE	DRAWING NUMBER 051-6654	REV. C
		SHEET 26 OF 44	



Ethernet routing priority:  
 1. Decoupling caps  
 2. TX SERIES TERMINATION - LOCATE NEAR LINK  
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0223	338S0079	7	U49	ALT PART

PLACE ALL SERIES RES CLOSE TO PHY

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0037		Y3	
197S0603	197S0037		Y3	ALT FOR SIWARD

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

### MARVELL 88E1111

#### 10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	D 051-6654	C
SCALE	SHT 27 OF 44		



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0011	197S0052	?	G1	SIWARD ALT FOR FW OSC

**DSX STRAP OPTIONS**

- 0 -> BILINGUAL PORT
- 1 -> A-ONLY PORT

PLACE NEAR PHY

PLACE NEAR PHY

**FIREWIRE**

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6654	C
		SHT	28 OF 44




PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC


STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (FULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	29 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U33	

CPU VCORE HI OC/PMU AP should have a pull-down for coming out of reset. MLB will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset.


**UNDERVOLTAGE RESET CIRCUIT**



Keep crystal subcircuit close to PMU.  
Y6'S LOAD CAPACITANCE IS 12PF

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
19780704	19780041		Y6	ALT CRYSTAL SIZE
19780604	19780041		Y6	ALT FOR SIWARD



**PMU KEYBOARD RESET CIRCUIT**



**Q11 ADAPTER DETECTION SCHEME**

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

**A29 DETECT CIRCUIT**



**PMU**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	30 OF 44	
NONE			

### DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)


J18  
87438-0833  
M-RT-SM

### DC INRUSH LIMITER

PLACE U23 NEXT TO R460  
U23 SENSE VOLTAGE DROP ACROSS R460

1MSEC INTEGRATION TIME

### BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL  
PMU SELECTS BETWEEN TWO VOLTAGES


SWITCHER CURRENT CONTROL  
CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V  
CHARGE THROTTLED BY LOW BATTERY VOLTAGE

IF A29 ADAPTER USED,  
ADJUST CURRENT SETTING

IF A29 ADAPTER USED,  
ADJUST CURRENT SETTING

PLACE R358 CLOSE TO LTC1625  
ROUTE LTC1625\_ITH CAREFULLY

WHEN AC IS IN, P-CHANNEL FETS ARE QUICKLY (DIODE) TURNED OFF  
WHEN AC IS NOT PLUGGED, P-CHANNEL FETS ARE ON  
RC TIME IS 480K\*100UF @ +3V\_PMU



### BATTERY CONNECTOR

J25  
87438-0833  
M-RT-SM

### BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

$$V_{BATT} = CELLS \times (4.096 + (0.4096 \times V_{VCTL} / V_{REFIN}))$$

For 4.15V cells, VCTL = 0.123 REFIN  
For 4.20V cells, VCTL = 0.245 REFIN

$$I_{CHG} = (0.2048/R_{62}) \times (V_{ICTL} / V_{REFIN})$$

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	31 OF 44	
NONE			

D

D

C

C


B

B


A

A


# 12.8V PBUS SUPPLY



## BACKUP BATTERY / USB CONNECTOR



## PMU SUPPLY




## 12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	051-6654	C
SCALE		SHT	REV.
NONE		32	44



# 3.3V/5V MAIN SUPPLY



5V START TO TURN ON -12.5MS AFTER DCDC\_EN\_L  
 3V START TO TURN ON -25MS AFTER DCDC\_EN\_L  
 DIODE WILL ENSURE DCDC\_EN\_L IS QUICKLY DISCHARGED DURING SHUT-DOWN  
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC\_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_6V_BU	+3V_PMU	VOLTAGE

**+5V\_SLEEP LOADS**

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

**SLEEP LEVEL SHIFTER (3V -> 5V)**

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V\_MAIN SWITCHER

**+3V\_SLEEP LOADS**

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAP31 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS


## 3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	33 44	
NONE			



**VCORE POWER SEQUENCING**

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V    1.30V -> 0.975V

+5V MAIN

NO STUFF  
VCC  
NO STUFF  
U11  
PI3B3257  
A1  
A2  
A3  
A4  
B1  
B2  
B3  
B4  
CRITICAL  
SEL  
SEL = 0; Y1=A1  
SEL = 1; Y1=B1  
GND

Keep trace fat (40-100 mils) and short!!

CRITICAL  
C427 8.2UF  
C431 8.2UF  
C443 8.2UF  
C430 8.2UF  
CRITICAL  
C432 8.2UF  
C441 8.2UF  
C444 8.2UF  
C445 8.2UF

C2 10UF  
C689 10UF  
C5 10UF  
C699 10UF  
C234 10UF  
C682 10UF  
C674 10UF  
C274 10UF  
C7 10UF  
C680 10UF  
C693 10UF  
C13 10UF  
C116 10UF  
C6 10UF  
C695 10UF  
C679 10UF  
C285 10UF  
C4 10UF  
C3 10UF  
C687 10UF

**OUTPUT VOLTAGE**

V <sub>DAC</sub>		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

**FOR V-STEP:**

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PD	0	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B\_ is high (fast): D4-D0 read as-is  
When A/B\_ is low (slow): <=1K-ohm -> 0  
>=100K-ohm -> 1

If all pull-ups are >=100K and all pull-downs are <=1K, V<sub>A</sub> = V<sub>B</sub>.


**GROUND SENSE VOLTAGE DIVIDER**

This allows for an offset to the ground sense to adjust the output voltage.  
V<sub>REF</sub> = 2.0V WITH A 0.85 SCALE FACTOR, HENCE V<sub>OFFSET</sub> = 1.7V \* (R1/(R1+R2)) AND V<sub>CORE</sub> = V<sub>DAC</sub> + V<sub>OFFSET</sub>.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

**FMAX CONNECTOR**




**VCORE SUPPLY**


**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SHT 34	REV. C	SIZE	DRAWING NUMBER	REV.
			D	051-6654	C

# 1.5V/2.5V SWITCHER



# 1.8V SWITCHER



**1.5V/1.8V/2.5V SUPPLIES**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	35 44	
NONE			

	8		7		6		5		4		3		2		1	
	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	GROUP	SIG_NAME	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PULSE_PARAM	
D	DIGITAL SIGNALS	MAXBUS	CPU_BACK_L		250.0000	10 MIL SPACING		83 MHZ	INTREPID	SYSCLK_CPU_UP						
		CPU_ADDR<0..31>	5	250						SYSCLK_CPU	4		200.0000	10 MIL SPACING		
		CPU_ARTRY_L			250.0000	10 MIL SPACING				INT_CPUFB_OUT	3			10 MIL SPACING		
		CPU_BK_L			250.0000	10 MIL SPACING				INT_CPUFB_OUT_SHORT	3			10 MIL SPACING		
		CPU_BK_L			250.0000	10 MIL SPACING				INT_CPUFB_OUT_NORM	3			10 MIL SPACING		
		CPU_CT_L	5	250.0000						INT_CPUFB_IN_NORM	3			10 MIL SPACING		
		CPU_DATA<0..31>	5	250						INT_CPUFB_LONG	3			10 MIL SPACING		
		CPU_DATA<32..63>	5	250						INT_CPUFB_IN			200.0000	10 MIL SPACING		
		CPU_DBG_L	5	250.0000	10 MIL SPACING					SYSCLK_DDRCLK_A0_L_UP	3		200.0000	10 MIL SPACING		
		CPU_DTI<0..2>	5	250						SYSCLK_DDRCLK_A0_L_UP	3		200.0000	10 MIL SPACING		
		CPU_DRDY_L_UP			10 MIL SPACING					SYSCLK_DDRCLK_A1_L_UP	3		200.0000	10 MIL SPACING		
		CPU_DRDY_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A1_L_UP	3		200.0000	10 MIL SPACING		
		CPU_GBL_L	5	250.0000						SYSCLK_DDRCLK_B0_L_UP	3		200.0000	10 MIL SPACING		
CPU_HIT_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B0_L_UP	3		200.0000	10 MIL SPACING				
CPU_QACK_L	5	250.0000	10 MIL SPACING					SYSCLK_DDRCLK_B1_L_UP	3		200.0000	10 MIL SPACING				
CPU_QREQ_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_B1_L_UP	3		200.0000	10 MIL SPACING				
CPU_TA_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A0	3	DDRCLK_A0	200.0000	10 MIL SPACING	9.11			
CPU_TBST_L	5	250.0000	10 MIL SPACING					SYSCLK_DDRCLK_A0_L	3	DDRCLK_A0	200.0000	10 MIL SPACING	9.11			
CPU_TEA_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A1	3	DDRCLK_A1	200.0000	10 MIL SPACING	9.11			
CPU_TS_L			250.0000	10 MIL SPACING				SYSCLK_DDRCLK_A1_L	3	DDRCLK_A1	200.0000	10 MIL SPACING	9.11			
CPU_TSIZ<0..2>	5	250						SYSCLK_DDRCLK_B0	3	DDRCLK_B0	200.0000	10 MIL SPACING	9.11			
CPU_TT<0..4>	5	250						SYSCLK_DDRCLK_B0_L	3	DDRCLK_B0	200.0000	10 MIL SPACING	9.11			
CPU_WT_L	5	250.0000						SYSCLK_DDRCLK_B1	3	DDRCLK_B1	200.0000	10 MIL SPACING	9.11			
CPU_WT_L	5	250.0000						SYSCLK_DDRCLK_B1_L	3	DDRCLK_B1	200.0000	10 MIL SPACING	9.11			
C	DIGITAL SIGNALS	GROUP 0	MEM_DATA<7..0>	4	200			167 MHZ	MAP31	INT_REF_CLK_OUT	3		200.0000	10 MIL SPACING	14	
		RAM_DATA_A<7..0>	4	200				167 MHZ	INT_REF_CLK_IN			200.0000	10 MIL SPACING	14		
		RAM_DATA_B<7..0>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ	CLK66M_GPU_AGP_UP	4		200.0000	10 MIL SPACING	12	
		MEM_DQS<0>	4	200					167 MHZ	CLK66M_GPU_AGP	4		200.0000	10 MIL SPACING	12	
		RAM_DQS_A<0>	4	200					167 MHZ	INT_AGP_FB_OUT	4		200.0000	10 MIL SPACING	12	
		RAM_DQS_B<0>	4	200					167 MHZ	INT_AGP_FB_IN	4		200.0000	10 MIL SPACING	12	
		MEM_DQM<0>	4	200					167 MHZ	CLK33M_CBUS_UP	4	SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000	10 MIL SPACING	12	
		RAM_DQM_A<0>	4	200					167 MHZ	CLK33M_CBUS	6	SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000	10 MIL SPACING	12.17	
		RAM_DQM_B<0>	4	200					167 MHZ	CLK33M_AIRPORT_UP	4		200.0000	10 MIL SPACING	12	
		MEM_DATA<15..8>	4	200					167 MHZ	CLK33M_AIRPORT	6	SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000	10 MIL SPACING	12.24.39	
		RAM_DATA_A<15..8>	4	200					167 MHZ	CLK33M_USB2_UP	4		200.0000	10 MIL SPACING	12	
		RAM_DATA_B<15..8>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ	CLK33M_USB2	6	SHOULD BE AT MOST 4 VIAS FOR CLK	200.0000	10 MIL SPACING	12.26	
		MEM_DQS<1>	4	200					167 MHZ	INT_PCI_FB_OUT	3		200.0000	10 MIL SPACING	12	
RAM_DQS_A<1>	4	200					167 MHZ	INT_PCI_FB_IN	3		200.0000	10 MIL SPACING	12			
RAM_DQS_B<1>	4	200					167 MHZ	CRYSTALS	GPU_CLK27M_OUT				10 MIL SPACING			
MEM_DQM<1>	4	200					167 MHZ		GPU_CLK27M_UP					10 MIL SPACING		
RAM_DQM_A<1>	4	200					167 MHZ		GPU_SSCLK_UP					10 MIL SPACING		
RAM_DQM_B<1>	4	200					167 MHZ		GPU_SSCLK_IN					10 MIL SPACING		
MEM_DATA<31..16>	4	200					167 MHZ		GPU_FBCLK0					10 MIL SPACING		
RAM_DATA_A<31..16>	4	200					167 MHZ		GPU_FBCLK0_L					10 MIL SPACING		
RAM_DATA_B<31..16>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ		GPU_FBCLK1					10 MIL SPACING		
MEM_DQS<3..2>	4	200					167 MHZ		GPU_FBCLK1_L					10 MIL SPACING		
RAM_DQS_A<3..2>	4	200					167 MHZ		GPU_DVO_CLKP					10 MIL SPACING	19.20	
RAM_DQS_B<3..2>	4	200					167 MHZ	ETHERNET MARVELL	CLK27M_GPU_XOUT					10 MIL SPACING		
MEM_DQM<3..2>	4	200					167 MHZ		CLK27M_XTAL_IN					10 MIL SPACING		
RAM_DQM_A<3..2>	4	200					167 MHZ		CLK27M_GPU_XIN					10 MIL SPACING		
RAM_DQM_B<3..2>	4	200					167 MHZ		CLK18M_INT_XIN					10 MIL SPACING	14	
MEM_DATA<47..32>	4	200					167 MHZ		CLK18M_INT_XOUT					10 MIL SPACING	14	
RAM_DATA_A<47..32>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ	CLK18M_XTAL_IN					10 MIL SPACING	14		
RAM_DATA_B<47..32>	4	200					167 MHZ	CLK18M_INT_EXT					10 MIL SPACING	14		
MEM_DQS<5..4>	4	200					167 MHZ	CLK25M_ENET_XIN					10 MIL SPACING	27		
RAM_DQS_A<5..4>	4	200					167 MHZ	CLK25M_ENET_XOUT					10 MIL SPACING	27		
RAM_DQS_B<5..4>	4	200					167 MHZ	NEC_XT1					10 MIL SPACING	26		
MEM_DQM<5..4>	4	200					167 MHZ	NEC_XT2			200.0000		10 MIL SPACING	26		
RAM_DQM_A<5..4>	4	200					167 MHZ						10 MIL SPACING	26		
RAM_DQM_B<5..4>	4	200					167 MHZ	SOUND	SND_SCLK	7		200.0000	10 MIL SPACING	14.25.39		
MEM_DATA<55..48>	4	200					167 MHZ		SND_CLKOUT			200.0000		10 MIL SPACING	14.25.39	
RAM_DATA_A<55..48>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ		FIREWIRE	CLKENET_PHY_RX			200.0000		10 MIL SPACING	27
RAM_DATA_B<55..48>	4	200					167 MHZ	CLKENET_LINK_RX		3		200.0000		10 MIL SPACING	13.27	
MEM_DQS<6>	4	200					167 MHZ	CLKENET_PHY_GBE_REF				200.0000		10 MIL SPACING	27	
RAM_DQS_A<6>	4	200					167 MHZ	CLKENET_LINK_GBE_REF		3		200.0000		10 MIL SPACING	13.27	
RAM_DQS_B<6>	4	200					167 MHZ	CLKENET_PHY_TX				200.0000		10 MIL SPACING	27	
MEM_DATA<63..56>	4	200					167 MHZ	CLKENET_LINK_TX	5		200.0000		10 MIL SPACING	13.27		
RAM_DATA_A<63..56>	4	200					167 MHZ	CLKENET_LINK_GTX			200.0000		10 MIL SPACING	13		
RAM_DATA_B<63..56>	4	200	TOTAL LENGTH CONTROLLED BY SPREADSHEET				167 MHZ	CLKENET_PHY_GTX	3		200.0000		10 MIL SPACING	13.27		
MEM_DQS<7>	4	200					167 MHZ	ADDR	CLKFW_PHY_PCLK			200.0000		10 MIL SPACING	28	
RAM_DQS_A<7>	4	200					167 MHZ		CLKFW_LINK_PCLK	3		200.0000		10 MIL SPACING	13.28	
RAM_DQS_B<7>	4	200					167 MHZ		CLKFW_PHY_ICLK	3		200.0000		10 MIL SPACING	13.28	
MEM_DQM<7>	4	200					167 MHZ		CLKFW_LINK_LCLK			200.0000		10 MIL SPACING	13	
RAM_DQM_A<7>	4	200					167 MHZ		FW_XI			200.0000		10 MIL SPACING	28	
RAM_DQM_B<7>	4	200					167 MHZ		FW_OSC			200.0000		10 MIL SPACING	28	
MEM_ADDR<12..0>	4	200					167 MHZ	CONTROL								
RAM_ADDR<12..0>	6	200					167 MHZ									
MEM_BA<1..0>	4	200					167 MHZ									
RAM_BA<1..0>	6	200					167 MHZ									
MEM_CS_L<3..0>	4	200					167 MHZ									
RAM_CS_L<3..0>	6	200					167 MHZ									
MEM_CKE<3..0>	4	200					167 MHZ									
RAM_CKE<3..0>	6	200					167 MHZ									
MEM_RAS_L	4	200					167 MHZ									
RAM_RAS_L	6	200.0000					167 MHZ									
MEM_CAS_L	4	200					167 MHZ									
RAM_CAS_L	6	200.0000					167 MHZ									
MEM_WE_L	4	200					167 MHZ									
RAM_WE_L	6	200.0000					167 MHZ									
MEM_MUXSEL_H<1..0>	3	200					167 MHZ									
MEM_MUXSEL_L<1..0>	3	200					167 MHZ									
RAM_MUXSEL_H	5	200					167 MHZ									
RAM_MUXSEL_L	5	200					167 MHZ									

CLOCK LINE CONSTRAINTS

**SIGNAL CONSTRAINTS - PAGE 1**

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SCALE: NONE    DRAWING NUMBER: D 051-6654    REV. C

SHEET: 36 OF 44





# POWER NET CONSTRAINTS

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
MAIN/SLEEP	+24V_PBUS	VOLTAGE=24V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+PBUS	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_MAIN	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_MAIN	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+3V_PMU	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_MAIN	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.8V_MAIN	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=6	
	+1.8V_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_MAIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_LDO	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP_VIN	VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	ADAPTER	+ADAPTER	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+ADAPTER_SW	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+ADAPTER_SENSE	VOLTAGE=24V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10
		+BATT_POS	VOLTAGE=16.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
BATT NEG		VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
BATTERY CHARGER	1772_DCIN	VOLTAGE=24V	MIN_LINE_WIDTH=10		
	1772_LX	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_14V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_24V_FUSE	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_RSN	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+BATT_VSN	VOLTAGE=12.6V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1772_LDO	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1772_DL0V	VOLTAGE=5.4V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1772_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	PMU	+ADAPTER_ILIM	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
+ADAPTER_OR_BATT		VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
+4.85V_RAW		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
+4.6V_BU		VOLTAGE=4.6V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
+4.85V_ESR		VOLTAGE=4.85V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
MISC HD	+3V_PMU_ESR	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	+3V_PMU_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
TRACKPAD	+5V_HD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+HD_LOGIC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
HALL EFFECT	+5V_TPADD_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	+3V_HALL_EFFECT	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
VIDEO	+12.8V_INV	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_UP_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_INV_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+5V_DDC_SLEEP_UP	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+3V_LCD	VOLTAGE=3.3V	MIN_LINE_WIDTH=12	MIN_NECK_WIDTH=10	
	+3V_LCD_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	GPU_TV_GND2	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	TV_GND1	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
KB LED	KBD_LED1_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	KBD_LED2_OUT	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
FAN GND	FANR_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	FANL_GND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SOUND	+5V_SOUND_SLEEP	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	SND_AGND	VOLTAGE=0V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=15	
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=6_GND				
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND1				
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND2				
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND3				
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND4				
	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND5				
I/O AREA	VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12_CHGND6				
	ENET_CTAP_CHGND VOLTAGE=0V MIN_LINE_WIDTH=25 MIN_NECK_WIDTH=12...				

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
CPU	CPU_VCORE_SLEEP	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	CPU_AVDD	VOLTAGE=1.4V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	MAXBUS_SLEEP	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	DDR_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	+2.5V_INTREPID	VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+3V_INTREPID_USB	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+1.5V_INTREPID_PLL	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.5V_INTREPID_PLL1	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL2	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL3	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
DDR RAM INTREPID PLLS	+1.5V_INTREPID_PLL4	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V_INTREPID_PLL5	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=5	
	+1.5V_INTREPID_PLL6	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL7	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	+1.5V_INTREPID_PLL8	VOLTAGE=1.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=6	
	REFERENCE	INT_MEM_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
		INT_AGP_VREF	VOLTAGE=1.25V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
	CARDBUS	INT_MEM_REF_H	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6
		UIDE_REF	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
	ATI M10	+VCC_CBUS_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10
+VPP_CBUS_SW		VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_VCORE		VOLTAGE=1.2V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
+GPU_MEM		VOLTAGE=2.5V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
+3V_GPU		VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+3V_GPU_FLT		VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+1.5V_AGP		VOLTAGE=1.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_MEM_IO		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
GPU_MEM_IO_FLT		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
+GPU_MEMCORE		VOLTAGE=2.5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
SILICON IMIAGE	+1.8V_GPU	VOLTAGE=1.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	+2.5V_GPU_PNLIO	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_ATI_PVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_AGP_GPU	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.5V_GPU_VDD15	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_VDDDI	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	GPU_VCORE_VDDCI	VOLTAGE=1.2V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+2.5V_GPU_A2VDD	VOLTAGE=2.5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDD	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
FW	+1.8V_GPU_PNLIPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+1.8V_GPU_PNLIO	VOLTAGE=1.8V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	+GPU_MCLK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_AVDDQ	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_GPU_MEMPLL	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_OSC_SLEEP	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_ATI_SS	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+GPU_VDD15_UP	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP_NECK1	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_SLEEP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
USB 2.0 INTREPID SSCG	+1.5V_AGP_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_PVDD_NECK	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	GPU_VCORE_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+GPU_VDD15_NECK	VOLTAGE=1.8V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+2.5V_SLEEP_NECK2	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.8V_SLEEP_NECK	VOLTAGE=3.3V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+1.5V_SLEEP_NECK	VOLTAGE=1.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+2.5V_GPU	VOLTAGE=2.5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	+3V_SI_PLLVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
	+3V_SI_AVCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8	
+3V_SI_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=8		

GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
LTC1625 14V SWITCHER	1625_VIN	VOLTAGE=24V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_VSW	VOLTAGE=12.8V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	1625_EXTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
	1625_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
LTC3707 5V SWITCHER	3707_INTVCC	VOLTAGE=5V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=10	
	5V_SW	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	5V_RSNS	VOLTAGE=5V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
3V SWITCHER	3V_SW	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3V_RSNS	VOLTAGE=3.3V	MIN_LINE_WIDTH=25	MIN_NECK_WIDTH=10	
	3707_GND	VOLTAGE=0V	MIN_LINE_WIDTH=10	MIN_NECK_WIDTH=6	
MAX1715 2.5V SWITCHER	2.5V_LX	VOLTAGE=2.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	2.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	2.5V_DH	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	2.5V_DL	VOLTAGE=2.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
1.5V SWITCHER	1.5V_FB	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1.5V_LX	VOLTAGE=1.5V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1.5V_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1.5V_DH	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1.5V_DL	VOLTAGE=1.5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	CONTROL	1.5V_ILIM	VOLTAGE=1.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
		2.5V_ILIM	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
		MAX1715_TON	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
		MAX1715_SKIP	VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6
MAX1715_REF		VOLTAGE=2.5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
MAX1715_VCC		VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
MAX1715_GND		VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
MAX1717		VCORE_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
		VCORE_LX	VOLTAGE=1.4V	MIN_LINE_WIDTH=200	MIN_NECK_WIDTH=10
		VCORE_DH	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10
	VCORE_DL	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	VCORE_BOOST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	VCORE_ILIM	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_REF	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_TON	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_CC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
LTC1778	VCORE_CB	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_TIME	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_VGATE	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=15	
	VCORE_GNDSNS	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_SNS	VOLTAGE=1.4V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	VCORE_GNDDIV	VOLTAGE=0V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1778_VIN	VOLTAGE=14V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_VCC	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
LTC3411	1778_BST	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_BST_RC	VOLTAGE=5V	MIN_LINE_WIDTH=15	MIN_NECK_WIDTH=10	
	1778_TG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1778_BG	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	GPU_VCORE_SW	VOLTAGE=1.2V	MIN_LINE_WIDTH=50	MIN_NECK_WIDTH=10	
	1778_ION	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1778_I7H	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1778_I7H_RC	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1.5V_2.5V_OK	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
	1778_VFB	VOLTAGE=5V	MIN_LINE_WIDTH=8	MIN_NECK_WIDTH=6	
LTC1962 INT PLLS	1962_VIN	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1962_I3_VOUT	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1962_I3_VOUT	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1962_I3_VOUT	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	1962_I3_VOUT	VOLTAGE=5V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
LTC3411	LTC3411_VCC	VOLTAGE=3.3V	MIN_LINE_WIDTH=20	MIN_NECK_WIDTH=10	
	LTC3411_GND	VOLTAGE=0V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_SW	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	1.8V_VFB	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	
	LTC3411_I7H_RC	VOLTAGE=1.8V	MIN_LINE_WIDTH=30	MIN_NECK_WIDTH=10	

## SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	38 44

# FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 27	FUNC_TEST=YES TMS_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 24 26 37	FUNC_TEST=YES PCI_PAR 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=YES KBD_X<9> 23 30	FUNC_TEST=YES +5V_INV_SW 22 38
FUNC_TEST=YES JTAG_ASIC_TDI 27	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<0> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=YES KBD_Y<0> 23 30	FUNC_TEST=YES LEFT_USB_DM 24 26 37
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<1> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=YES KBD_Y<1> 23 30	FUNC_TEST=YES LEFT_USB_DP 24 26 37
FUNC_TEST=YES JTAG_ASIC_TCK 13 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 25	FUNC_TEST=YES PCI_AD<10> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<2> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_WR_L 24 37	FUNC_TEST=YES KBD_Y<2> 23 30	FUNC_TEST=YES RIGHT_USB_DM 26 32 37
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 27	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 25	FUNC_TEST=YES PCI_AD<11> 9 12 17 24 26 37	FUNC_TEST=YES PCI_CBE<3> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDY 24 37	FUNC_TEST=YES KBD_Y<3> 23 30	FUNC_TEST=YES RIGHT_USB_DP 26 32 37
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 25 36	FUNC_TEST=YES PCI_AD<12> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 24	FUNC_TEST=YES EIDE_OPTICAL_INT 24 37	FUNC_TEST=YES KBD_Y<4> 23 30	FUNC_TEST=YES REC_LEFT_USB_PWREN 24 26
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22		FUNC_TEST=YES PCI_AD<13> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 24	FUNC_TEST=YES TPAD_F_TXD 23	FUNC_TEST=YES KBD_Y<5> 23 30	FUNC_TEST=YES REC_LEFT_USB_OVERCURRENT 24 26
FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22		FUNC_TEST=YES PCI_AD<14> 9 12 17 24 26 37	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 24	FUNC_TEST=YES TPAD_F_RXD 23	FUNC_TEST=YES KBD_Y<6> 23 30	FUNC_TEST=YES REC_RIGHT_USB_PWREN 26 32
FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 25	FUNC_TEST=YES PCI_AD<15> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_Y<7> 23 30	FUNC_TEST=YES REC_RIGHT_USB_OVERCURRENT 26 32
FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 19 22 37	FUNC_TEST=YES SND_SCLK 14 25 36	FUNC_TEST=YES PCI_AD<16> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=YES COMM_RESET_L 14 25	FUNC_TEST=YES KBD_NUMLOCK_LED 23	FUNC_TEST=YES DCDC_EN 19 29 33 34
FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 19 22 37	FUNC_TEST=YES SND_HW_RESET_L 14 25	FUNC_TEST=YES PCI_AD<17> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=YES +BATT_POS 31 38	FUNC_TEST=YES KBD_LED1_OUT 23 38	FUNC_TEST=YES BBANG_HRESET_L 23
FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 19 22 37	FUNC_TEST=YES SND_HP_SENSE_L 14 25	FUNC_TEST=YES PCI_AD<18> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=YES COMM_RING_DET_L 14 25 30	FUNC_TEST=YES BATT_CLK 31	FUNC_TEST=YES KBD_LED2_OUT 23 38
FUNC_TEST=YES JTAG_CPU_TRST_L 5 23 39	FUNC_TEST=YES LVDS_L1P 19 22 37	FUNC_TEST=YES SND_LIN_SENSE_L 14 25	FUNC_TEST=YES PCI_AD<19> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=YES KBD_ID 23 30	FUNC_TEST=YES BATT_DATA 31	FUNC_TEST=YES MAIN_RESET_L 14 17 18 20 24 26 30
	FUNC_TEST=YES LVDS_L2N 19 22 37	FUNC_TEST=YES INT_I2C_DATA2 14 25	FUNC_TEST=YES PCI_AD<20> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=YES +5V_TPAD_SLEEP 23 38	FUNC_TEST=YES BATT_NEG 23 38	FUNC_TEST=YES RF_DISABLE_L_SPN 24
	FUNC_TEST=YES LVDS_L2P 19 22 37	FUNC_TEST=YES INT_I2C_CLK2 14 25	FUNC_TEST=YES PCI_AD<21> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=YES +3V_HALL_EFFECT 23 38	FUNC_TEST=YES PMU_BATT_DET_L 30 31	FUNC_TEST=YES AIRPORT_CLKRUN_L 24
	FUNC_TEST=YES CLKLVDS_IN 19 22 37	FUNC_TEST=YES CHGND4 38	FUNC_TEST=YES PCI_AD<22> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=YES KBD_CAPSLOCK_LED 23	FUNC_TEST=YES FANR_GND 25 38	FUNC_TEST=YES ROM_RW_L 9 12 24
	FUNC_TEST=YES CLKLVDS_LP 19 22 37	FUNC_TEST=YES SLEEP_LED 23 25	FUNC_TEST=YES PCI_AD<23> 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=YES KBD_FUNCTION_L 23 30	FUNC_TEST=YES COMM_RTS_L 14 25	FUNC_TEST=YES ROM_ONBOARD_CS_L 9 24
FUNC_TEST=YES INT_I2C_CLK0 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 37		FUNC_TEST=YES PCI_AD<24> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=YES KBD_CONTROL_L 23 30	FUNC_TEST=YES FANL_GND 25 38	FUNC_TEST=YES ROM_CS_L 9 12 24
FUNC_TEST=YES INT_I2C_DATA0 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 37		FUNC_TEST=YES PCI_AD<25> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=YES KBD_COMMAND_L 23 30	FUNC_TEST=YES FANL_TACH 25	FUNC_TEST=YES CLK33M_AIRPORT 12 24 36
FUNC_TEST=YES INT_I2C_CLK1 13 14 25	FUNC_TEST=YES LVDS_U1N 19 22 37	FUNC_TEST=YES BT_USB_DM 14 24 37	FUNC_TEST=YES PCI_AD<26> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=YES KBD_OPTION_L 23 30	FUNC_TEST=YES FANR_PWM 25	FUNC_TEST=YES AIRPORT_IDSEL 24
FUNC_TEST=YES INT_I2C_DATA1 13 14 25	FUNC_TEST=YES LVDS_U1P 19 22 37	FUNC_TEST=YES BT_USB_DP 14 24 37	FUNC_TEST=YES PCI_AD<27> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=YES KBD_SHIFT_L 23 30	FUNC_TEST=YES FANL_PWM 25	FUNC_TEST=YES ROM_OE_L 9 12 24
FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 37	FUNC_TEST=YES MODEM_USB_DM 14 25 37	FUNC_TEST=YES PCI_AD<28> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=YES KBD_X<0> 23 30	FUNC_TEST=YES RJ45_DP<0> 27 37	FUNC_TEST=YES INT_MOD_DTI 14 25
FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 37	FUNC_TEST=YES MODEM_USB_DP 14 25 37	FUNC_TEST=YES PCI_AD<29> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=YES KBD_X<1> 23 30	FUNC_TEST=YES RJ45_DP<1> 27 37	FUNC_TEST=YES +24V_PBUS 38
FUNC_TEST=YES TMS_DN<0> 20 22 37	FUNC_TEST=YES CLKLVDS_UN 19 22 37	FUNC_TEST=YES PCI_AD<0> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<30> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 24 37	FUNC_TEST=YES KBD_X<2> 23 30	FUNC_TEST=YES RJ45_DP<2> 27 37	FUNC_TEST=YES GPU_VCORE 18 19 38
FUNC_TEST=YES TMS_DP<0> 20 22 37	FUNC_TEST=YES CLKLVDS_UP 19 22 37	FUNC_TEST=YES PCI_AD<1> 9 12 17 24 26 37	FUNC_TEST=YES PCI_AD<31> 9 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 24 37	FUNC_TEST=YES KBD_X<3> 23 30	FUNC_TEST=YES RJ45_DP<3> 27 37	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 34 38
FUNC_TEST=YES TMS_DN<1> 20 22 37	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<2> 9 12 17 24 26 37	FUNC_TEST=YES PCI_FRAME_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RD_L 24 37	FUNC_TEST=YES KBD_X<4> 23 30	FUNC_TEST=YES RJ45_DP<4> 27 37	FUNC_TEST=YES MOD_BITCLK 14 25
FUNC_TEST=YES TMS_DP<1> 20 22 37	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<3> 9 12 17 24 26 37	FUNC_TEST=YES PCI_TRDY_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 24 37	FUNC_TEST=YES KBD_X<5> 23 30	FUNC_TEST=YES RJ45_DP<5> 27 37	FUNC_TEST=YES MOD_CLKOUT 14 25
FUNC_TEST=YES TMS_DN<2> 20 22 37	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_AD<4> 9 12 17 24 26 37	FUNC_TEST=YES PCI_IRDY_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=YES KBD_X<6> 23 30	FUNC_TEST=YES RJ45_DP<6> 27 37	FUNC_TEST=YES MOD_DTO 14 25
FUNC_TEST=YES TMS_DP<2> 20 22 37	FUNC_TEST=YES TV_GND1 22 38	FUNC_TEST=YES PCI_AD<5> 9 12 17 24 26 37	FUNC_TEST=YES PCI_DEVSEL_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=YES KBD_X<7> 23 30	FUNC_TEST=YES RJ45_DP<7> 27 37	FUNC_TEST=YES +1.8V_MAIN 38
FUNC_TEST=YES TMS_CONN_CLKN 22 37	FUNC_TEST=YES TV_GND2 22 38	FUNC_TEST=YES PCI_AD<6> 9 12 17 24 26 37	FUNC_TEST=YES PCI_STOP_L 12 17 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=YES KBD_X<8> 23 30	FUNC_TEST=YES RJ45_DP<8> 27 37	FUNC_TEST=YES +3V_PMU 38
				FUNC_TEST=YES SND_AMP_MUTE 25	FUNC_TEST=YES SRCLK_TP 26	FUNC_TEST=YES RJ45_DP<9> 27 37	FUNC_TEST=YES SLEEP 23 25 30 33 35
				FUNC_TEST=YES SND_HP_MUTE_INV 25	FUNC_TEST=YES SRMOD_TP 26	FUNC_TEST=YES RJ45_DP<10> 27 37	FUNC_TEST=YES +5V_DDC_SLEEP 22 38
					FUNC_TEST=YES TEB_TP 26	FUNC_TEST=YES RJ45_DP<11> 27 37	FUNC_TEST=YES +12.8V_INV 22 38
					FUNC_TEST=YES TEST_TP 26	FUNC_TEST=YES VCORE_VID0	FUNC_TEST=YES VCORE_MUX_EN 34
						FUNC_TEST=YES VCORE_VID1	
						FUNC_TEST=YES VCORE_VID2	
						FUNC_TEST=YES VCORE_VID3	
						FUNC_TEST=YES VCORE_VID4	

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	NONE	SHT	39 OF 44



# REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 81-82854 SYMBOL
- 5) ADDED CPU\_AVDD\_LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD\_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG\_ASIC\_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT\_GP100 FROM OC\_FSEL
- 8) CHANGED JTAG\_ASIC\_TDO TP TO JTAG\_ASIC\_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG\_ASIC\_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC\_EN) ON J11 TO NEC\_RIGHT\_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG\_ASIC\_TDI
- 13) CHANGED CPU\_TEMP\_DM TO CPU\_TEMP\_DM
- 14) CHANGED CPU\_TEMP\_DP TO CPU\_TEMP\_DP
- 15) CHANGED GPU\_TEMP\_DP TO GPU\_TEMP\_DP
- 16) CHANGED GPU\_TEMP\_DP TO GPU\_TEMP\_DP
- 17) CHANGED GPU\_TEMP\_DP TO GPU\_TEMP\_DP
- 18) CHANGED GPU\_TEMP\_DP TO GPU\_TEMP\_DP
- 19) FIXED MISSED CONNECTION WITH MAXBUS\_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTPLL\_SDN\_POL\_BOOT\_STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPECIFYING TIE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE\_OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP\_STB\_NETS TO 5 TO CLEAR DRCS

\*\* RELEASED FOR EVT \*\*

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU\_PLL\_CONFIG TO 9X HIGH AND 5X LOW

\*\* RELEASED FOR DVT \*\*

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 128MB AND 64MB A16 M11'S
- 28) CHANGED TMSD\_SERIES\_RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS\_OP-AMP (U40)

\*\* RELEASED TO REV A \*\*

- 30) CHANGED TMSD\_TERMINATION\_R,C AND LS TO PRODUCTION VALUES

\*\* RELEASED TO REV A UNDER NEW PART NUMBER \*\*

7/6/05

- ADDED 338S0223 (88E1111 REV. B1) AS AN ALTERNATE OF 338S0079

8/22/05

- REPLACED 740S0006 EITH 740S0018 (FUSE,1.5A,24V,SMD,LF)
- ADDED 128S0022 (220 UF) AS AN ALTERNATE OF 128S0034 (330 UF) FOR MPU\_VCORE\_CAPS
- ADDED LABELS WITH EEE

\*\* RELEASED TO 051-6654-C \*\*

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	C
SCALE	SHT	40 OF 44	
NONE			



Table with 8 columns and 100 rows of code snippets. The columns are labeled 8, 7, 6, 5, 4, 3, 2, 1 from left to right. The rows are labeled A, B, C, D from bottom to top. The code contains various identifiers, values, and symbols.







Grid with columns 1-8 and rows A-D. Each cell contains a list of components (e.g., resistors, capacitors, diodes) with their part numbers and quantities. A callout box for 'HOLE\_VIA' components is located in the upper right quadrant.