

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
01		?	?	?	?

PAGE	CONTENTS
1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA / L3 CACHE INTERFACES/L3 LDO
7	CPU PLL AND CONFIGURATION STRAPS
8	DDR L3 CACHE
9	INTREPID MAXBUS AND BOOT STRAPS
10	INTREPID MEMORY INTERFACE / BOOT ROM
11	DDR MEMORY MUXES
12	200PIN DDR MEMORY SODIMM CONNECTORS
13	INTREPID AGP 4X/PCI
14	INTREPID ENET/FW/UATA/EIDE INTERFACES
15	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
16	INTREPID POWER RAILS/1.5V LDO
17	INTREPID DECOUPLING
18	CARDBUS CONTROLLER (PCI1510)
19	MAP17/31 AGP & FRAME BUFFER
20	MAP17/31 LVDS/TMDS/GPIO & GPU VCORE
21	MAP17/31 ANALOG, DVO INTERFACE, GND

PAGE	CONTENTS
22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS

SCHEM, MLB, PG 17"

01/18/2003

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG	✓	
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB		✓
INTREPID_USB	✓	
BBANG		✓
NO_BBANG	✓	
MAP31		✓
MAP17	✓	
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
NO_4XVCORE	✓	
4X_VCORE		✓

MAP17/MAP31

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6425	1	SCHEM,MLB,PB 17	SCH1	
820-1502	1	PCBF,MLB,PB 17	PCB1	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0076	1	IC,ASSP,MAP17-464,GRPHCS CTRL	548 BGA U43	CRITICAL	MAP17
338S0094	1	IC,ASSP,MAP31-464,GRPHCS CTRL	548 BGA U43	CRITICAL	MAP31

DIMENSIONS ARE IN MILLIMETERS

XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING

THIRD ANGLE PROJECTION

METRIC

DRAFTER	DESIGN CK
ENG APPD	MFG APPD
QA APPD	DESIGNER
RELEASE	SCALE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM, ENTERPRISE, P84

DRAWING NUMBER **401228** REV. **AA**

SHT 1 OF 44




SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	NONE	SHT	2 OF 44

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	OF	
NONE	3	44	

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


20R10 TH VIA OR VIA IN PAD

1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE(1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE(1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES




GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	OF	
NONE	4	44	



APPLE COMPUTER INC.	SIZE D DRAWING NUMBER 401228 SCALE NONE	REV. AA SHT 5 OF 44
---------------------	---	------------------------




CRITICAL
U42
 APOLLO
 1GHZ-1.32V
 V3.3-NDE5-85C-BGA
 (2 OF 3)

CRITICAL
U42
 APOLLO
 1GHZ-1.32V
 V3.3-NDE5-85C-BGA
 (3 OF 3)


L3 DECOUPLING CAPS

PLACE 1 EACH NEAR PINS B15, D12, E19, F15, H17, K17, M19, R15, T17, AND V21 OF CPU



L3_OVDD GENERATOR

THIS LDO WAS ADDED TO SUPPORT SCHMOO'ING OF L3_OVDD VOLTAGE



MPC7450 - L3

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	D	DRAWING NUMBER	401228	REV.	AA
SCALE	NONE	SHT	6	OF	44


CPU FREQUENCY CONFIGURATION

APOLLO REV 3.0


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG			
	167MHZ	133MHZ	E	ABCD	HEX	
0.0X	PLL OFF		0	1111	0F	
1.0X	PLL BYPASS		0	0011	03	
2.0X	333	267	0	0100	04	
3.0X	500	400	0	1000	08	
4.0X	667	533	0	1010	0A	
5.0X	833	667	0	1011	0B	
5.5X	917	733	0	1001	09	
6.0X	1000	800	0	1101	0D	
6.5X	1083	867	0	0101	05	
7.0X	1167	933	0	0010	02	
7.5X	1250	1000	0	0001	01	
8.0X	1333	1067	0	1100	0C	
8.5X	1417	1133	0	0110	06	
9.0X	1500	1200	1	0111	17	
9.5X	1583	1267	0	0111	07	
10.0X	1667	1333	1	1010	1A	
10.5X	1750	1400	1	1000	18	
11.0X	1833	1467	1	1001	19	
11.5X	1917	1533	0	0000	00	
12.0X	2000	1600	1	1011	1B	
12.5X	2083	1667	1	1111	1F	
13.0X	2167	1733	1	0101	15	
13.5X	2250	1800	0	1110	0E	
14.0X	2333	1867	1	1100	1C	
15.0X	2500	2000	1	0001	11	
16.0X	2667	2133	1	1101	1D	
17.0X	2833	2267	1	0000	10	
18.0X	3000	2400	1	0010	12	
20.0X	3333	2667	1	0011	13	
21.0X	3500	2800	1	0100	14	
24.0X	4000	3200	1	0110	16	
28.0X	4667	3733	1	1110	1E	

CPU PLL CONFIG CIRCUITRY

PLL SPEED BASED ON 167MHZ - 1GHZ/667MHZ




CPU CONFIGURATION






CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	AA
	SCALE	NONE	SHT	7	OF	44



L3 REFERENCE VOLTAGE



SAMSUNG VERIFIED THAT ALL NC PINS ARE NOT CONNECTED IN THE SUBSTRATE BALL F9, K9 CONNECTED TO GND SO BYPASS CAP CAN BE PLACED DIRECTLY UNDERNEATH THE CHIPS


L3 CACHE

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	8	OF 44

INTREPID BOOT STRAPS




BIT 32 TO 39



BIT 40 TO 47




BIT 48 TO 55





THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:
1/ D47 - SELAGPSREADCLK - SLEEP/WAKE CYCLE REQUIRED
2/ D46 - SELPCI1SPREADCLK - SLEEP/WAKE CYCLE REQUIRED
3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT
IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS

BIT 56 TO 63



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	401228	REV.	AA
	SCALE	NONE	SHT	9	OF 44

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS


PINS ARE SWAPABLE FOR RPAKS

36 11	MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	10 36
36 11	MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	10 36
36 11	MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	10 36
36 11	MEM_DATA<3>	AK34	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>	10 36
36 11	MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	10 36
36 11	MEM_DATA<5>	AK34	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	10 36
36 11	MEM_DATA<6>	AJ32	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	10 36
36 11	MEM_DATA<7>	AJ35	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	10 36
36 11	MEM_DATA<8>	AJ36	DDR_DATA_8	DDR_A_8	G33	MEM_ADDR<8>	10 36
36 11	MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	10 36
36 11	MEM_DATA<10>	AG39	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	10 36
36 11	MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	10 36
36 11	MEM_DATA<12>	AG36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	10 36
36 11	MEM_DATA<13>	AG32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	10 36
36 11	MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	10 36
36 11	MEM_DATA<15>	AG31	DDR_DATA_15	DDRCSS_0	AM34	MEM_CS_L<0>	10 36
36 11	MEM_DATA<16>	AE32	DDR_DATA_16	DDRCSS_1	AN36	MEM_CS_L<1>	10 36
36 11	MEM_DATA<17>	AF35	DDR_DATA_17	DDRCSS_2	AL35	MEM_CS_L<2>	10 36
36 11	MEM_DATA<18>	AF36	DDR_DATA_18	DDRCSS_3	AL33	MEM_CS_L<3>	10 36
36 11	MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	11 36
36 11	MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	11 36
36 11	MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	11 36
36 11	MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	11 36
36 11	MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	11 36
36 11	MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	11 36
36 11	MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	11 36
36 11	MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	11 36
36 11	MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	11 36
36 11	MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	11 36
36 11	MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	11 36
36 11	MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	11 36
36 11	MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>	11 36
36 11	MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>	11 36
36 11	MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	11 36
36 11	MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	11 36
36 11	MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS_L	10 36
36 11	MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS_L	10 36
36 11	MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE_L	10 36
36 11	MEM_DATA<38>	U39	DDR_DATA_38	DDRCCK0	AM35	MEM_CKE<0>	10 36
36 11	MEM_DATA<39>	T36	DDR_DATA_39	DDRCCK1	AM35	MEM_CKE<1>	10 36
36 11	MEM_DATA<40>	P33	DDR_DATA_40	DDRCCK2	AM36	MEM_CKE<2>	10 36
36 11	MEM_DATA<41>	P30	DDR_DATA_41	DDRCCK3	AL36	MEM_CKE<3>	10 36
36 11	MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>	11 36
36 11	MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>	11 36
36 11	MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>	11 36
36 11	MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>	11 36
36 11	MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYCLK_DDRCLK_A0_UF	10 36
36 11	MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYCLK_DDRCLK_A0_L_UF	10 36
36 11	MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYCLK_DDRCLK_A1_UF	10 36
36 11	MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYCLK_DDRCLK_A1_L_UF	10 36
36 11	MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	W30	INT_DDRCLK2_P_TP	10 36
36 11	MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP	10 36
36 11	MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYCLK_DDRCLK_B0_UF	10 36
36 11	MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYCLK_DDRCLK_B0_L_UF	10 36
36 11	MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V33	SYCLK_DDRCLK_B1_UF	10 36
36 11	MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V32	SYCLK_DDRCLK_B1_L_UF	10 36
36 11	MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP	10 36
36 11	MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP	10 36
36 11	MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT_MEM_REF_H	10 38
36 11	MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT_MEM_VREF	10 38
36 11	MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22		
36 11	MEM_DATA<61>	J36	DDR_DATA_61				
36 11	MEM_DATA<62>	K36	DDR_DATA_62				
36 11	MEM_DATA<63>	K35	DDR_DATA_63				

CRITICAL U44 INTREPID-REV2.1 BGA (2 OF 9)

DDR MEMORY INTERFACE

MEM_VREF



CLOCKS


CS

CKE


ADDR

BA

CNTL




1MB BOOT ROM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1193	1	BOOTROM.P84	U17	CRITICAL	?

PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	NONE	SHT	10 OF 44



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH


ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG



16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	AA
	SCALE	NONE	SHT	11	OF	44



STANDARD
SLOT "A"
FACTORY SLOT

REVERSED
SLOT "B"
CUSTOMER SLOT

DDR VREF
ONE 0.1UF PER SLOT

DDR BYPASS CAPS
SLOT "A"


SLOT "B"

FOR RETURN CURRENT

DDR SODIMM CONNS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SHT	REV.
		AA
SIZE	DRAWING NUMBER	REV.
NONE	401228	AA
	12	44



D
C
B
A

D
C
B
A

INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE NONE	SIZE D	DRAWING NUMBER 401228	REV. AA
	SHT 13	OF 44	



APPLE COMPUTER INC.

U44 INTREPID-REV2.1
 BGA (3 OF 9)
 CRITICAL

AGPREQ	AT33	AGP_REQ_L	13 19 37
AGPGNT	AM29	AGP_GNT_L	13 19 37
AGPAD0	AR19	AGP_AD<0>	19 37
AGPAD1	AM19	AGP_AD<1>	19 37
AGPAD2	AT20	AGP_AD<2>	19 37
AGPAD3	AR20	AGP_AD<3>	19 37
AGPAD4	AT21	AGP_AD<4>	19 37
AGPAD5	AM20	AGP_AD<5>	19 37
AGPAD6	AR21	AGP_AD<6>	19 37
AGPAD7	AN21	AGP_AD<7>	19 37
AGPAD8	AM21	AGP_AD<8>	19 37
AGPAD9	AT22	AGP_AD<9>	19 37
AGPAD10	AR22	AGP_AD<10>	19 37
AGPAD11	AN22	AGP_AD<11>	19 37
AGPAD12	AM22	AGP_AD<12>	19 37
AGPAD13	AR23	AGP_AD<13>	19 37
AGPAD14	AT24	AGP_AD<14>	19 37
AGPAD15	AM23	AGP_AD<15>	19 37
AGPAD16	AR23	AGP_AD<16>	19 37
AGPAD17	AT25	AGP_AD<17>	19 37
AGPAD18	AM24	AGP_AD<18>	19 37
AGPAD19	AR25	AGP_AD<19>	19 37
AGPAD20	AT24	AGP_AD<20>	19 37
AGPAD21	AM25	AGP_AD<21>	19 37
AGPAD22	AR24	AGP_AD<22>	19 37
AGPAD23	AT26	AGP_AD<23>	19 37
AGPAD24	AM25	AGP_AD<24>	19 37
AGPAD25	AR25	AGP_AD<25>	19 37
AGPAD26	AT26	AGP_AD<26>	19 37
AGPAD27	AM26	AGP_AD<27>	19 37
AGPAD28	AR27	AGP_AD<28>	19 37
AGPAD29	AT27	AGP_AD<29>	19 37
AGPAD30	AM28	AGP_AD<30>	19 37
AGPAD31	AR27	AGP_AD<31>	19 37
AGPCBE_0	AM20	AGP_CBE<0>	19 37
AGPCBE_1	AT23	AGP_CBE<1>	19 37
AGPCBE_2	AN24	AGP_CBE<2>	19 37
AGPCBE_3	AL25	AGP_CBE<3>	19 37
AGPPAR	AT29	AGP_PAR	19 37
AGPFRAME	AN28	AGP_FRAME_L	13 19 37
AGPTRDY	AR29	AGP_TRDY_L	13 19 37
AGPIRDY	AT28	AGP_IRDY_L	13 19 37
AGPSTOP	AM28	AGP_STOP_L	13 19 37
AGPDEVSEL	AM27	AGP_DEVSEL_L	13 19 37
AGP_SBA0	AT32	AGP_SBA<0>	19 37
AGP_SBA1	AR32	AGP_SBA<1>	19 37
AGP_SBA2	AM31	AGP_SBA<2>	19 37
AGP_SBA3	AR31	AGP_SBA<3>	19 37
AGP_SBA4	AR31	AGP_SBA<4>	19 37
AGP_SBA5	AT31	AGP_SBA<5>	19 37
AGP_SBA6	AM30	AGP_SBA<6>	19 37
AGP_SBA7	AN30	AGP_SBA<7>	19 37
AGP_SB_STB_P	AR25	AGP_SB_STB	13 19 37
AGP_SB_STB_N	AG25	AGP_SB_STB_L	13 19 37
AGP_ST0	AN29	AGP_ST<0>	19
AGP_ST1	AT30	AGP_ST<1>	19
AGP_ST2	AR30	AGP_ST<2>	19
AGP_AD_STB0_P	AK20	AGP_AD_STB<0>	13 19 37
AGP_AD_STB0_N	AK19	AGP_AD_STB_L<0>	13 19 37
AGP_AD_STB1_P	AK21	AGP_AD_STB<1>	13 19 37
AGP_AD_STB1_N	AK22	AGP_AD_STB_L<1>	13 19 37
AGPIPE	AR29	AGP_PIPE_L	13 19
AGPRBF	AK24	AGP_RBF_L	13 19 37

USB2 and CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP

AGP I/O REFERENCE
 (PLACE CLOSE TO INTREPID AGP BALLS)

AGP_FB_CLK IS ROUTED THE SAME LENGTH AS CLK66M_GPU_AGP

AGP_FB_CLK

AGP_FB_IN

AGP_FB_OUT

AGP_WBF

AGP_WBF_P

AGP_WBF_N

AGP_PIPE

AGP_RBF

AGP_RBF_L

AGP_CBE<0>

AGP_CBE<1>

AGP_CBE<2>

AGP_CBE<3>

AGP_PAR

AGP_FRAME_L

AGP_TRDY_L

AGP_IRDY_L

AGP_STOP_L

AGP_DEVSEL_L

AGP_SBA<0>

AGP_SBA<1>

AGP_SBA<2>

AGP_SBA<3>

AGP_SBA<4>

AGP_SBA<5>

AGP_SBA<6>

AGP_SBA<7>

AGP_SB_STB

AGP_SB_STB_L

AGP_ST<0>

AGP_ST<1>

AGP_ST<2>

AGP_AD_STB<0>

AGP_AD_STB_L<0>




AGP_AD_STB<1>

AGP_AD_STB_L<1>


AGP_PIPE_L


AGP_RBF_L

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
 PLACE CLOSE TO INTREPID SIDE




AGP PULL-UPS/PULL DOWNS





ENET_TXD SERIES TERMINATION



ADDR	BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR	RAM - STANDARD	J20 - PG 12	N/A	N/A	N/A
A1-RD	RAM - REVERSED	J23 - PG 12	N/A	N/A	N/A
A2-WR	RAM - REVERSED	J23 - PG 12	N/A	N/A	N/A
A3-RD	RAM - REVERSED	J23 - PG 12	N/A	N/A	N/A
AC-WR	N/A	N/A	N/A	DASH MODEM	N/A
AD-RD	N/A	N/A	N/A	J9 - PG 25	N/A
AE-WR	BOOTBANG E2PROM	U37 - PG 23	N/A	N/A	N/A
AF-RD	BOOTBANG E2PROM	U37 - PG 23	N/A	N/A	N/A
84-WR	LMU	U36 - PG 23	N/A	N/A	N/A
85-RD	LMU	U36 - PG 23	N/A	N/A	N/A
58-WR	N/A	N/A	FAN CONTROLLER	N/A	N/A
59-RD	N/A	N/A	U48 - PG 25	N/A	N/A
6A-WR	N/A	N/A	N/A	SNAPPER SOUND	N/A
6B-RD	N/A	N/A	N/A	J14 - PG 25	N/A
D0-WR	N/A	N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD	N/A	N/A	U56 - PG 15	N/A	N/A


ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

JTG_RSTN_L	TST_TEI_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	EXTPLL SHUTDOWN (OUTPUT)	DDR_TPDENABLE (OUTPUT)	0	(OUTPUT)	NORMAL OPERATION
0	0	(OUTPUT)	0 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	HWPLL_TESTSEL5 (INPUT)	1 (I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0 (I)	0 (I)	MEMWE	SYNC/MEM DATA BYPASS	ATPG NORMAL
0	1	0 (I)	1 (I)	0	X (I)	ATPG IDDQ
0	1	0 (I)	1 (I)	1	X (I)	TEST TRI-STATE
0	1	1 (I)	0 (I)	0	X (I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1 (I)	0 (I)	1	X (I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1 (I)	1 (I)	X	X (I)	FUNCTIONAL TEST IDDQ

INT - ENET/FW/UATA EIDE/I2C



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC. DRAWING NUMBER: D 401228 REV. AA
 SCALE: NONE SHT: 14 OF 44



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES,METAL FILM,10 K OHM,5,1/16W,0402,SM	R68	NO_SSCG


CRYSTAL LOAD CAPACITANCE IS 16PF



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	16 OF 44	
NONE			





Intrepid Decoupling


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	OF	
NONE	17	44	


PCI1510 PULL-UPS








THIS PROPERLY SHUTS DOWN CARDBUS POWER FOR PSUEDO-D3COLD



MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!




0.1UF ARE USED TO INCREASE ESD DISCHARGES OF UP TO 10KV



- Pin list for U26 PCI1510GGU BGA, including pins B11, B12, B13, B14, B15, B16, B17, B18, B19, B20, B21, B22, B23, B24, B25, B26, B27, B28, B29, B30, B31, B32, B33, B34, B35, B36, B37, B38, B39, B40, B41, B42, B43, B44, B45, B46, B47, B48, B49, B50, B51, B52, B53, B54, B55, B56, B57, B58, B59, B60, B61, B62, B63, B64, B65, B66, B67, B68, B69, B70, B71, B72, B73, B74, B75, B76, B77, B78, B79, B80, B81, B82, B83, B84, B85, B86, B87, B88, B89, B90, B91, B92, B93, B94, B95, B96, B97, B98, B99, B100.

PC CARD/CARDBUS CONNECTOR




CARDBUS

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


Table with columns: DRAWING NUMBER (401228), REV. (AA), SCALE (NONE), SHT (18 OF 44).

IMPORTANT NOTES ON MAP17
NEED TO RESET GRAPHIC CHIP DURING RESTARTS


MEMORY CORE - 2.5V




AGP 4X I/O - 1.5V




MEMORY I/O - 2.5V







AGP I/O REFERENCE
(PLACE CLOSE TO NV17M AGP BALLS)



FRAME BUFFER CLOCK TERMINATION



D3HOT VS. D3COLD POWER INTAKE











MAP17 AGP/DDR RAM

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	
NONE	19	44

8 7 6 5 4 3 2 1



GPU Vcore SUPPLY

2.8V IFP PLL SUPPLY



MAP17 PWR/LVDS/TMSD


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	
NONE	20	44

APPLE COMPUTER INC.



ROM TYPE <1..0> = 00: ONLY (NVIDIA CONFIRMED OKAY)
 BUS TYPE = 1: AGP
 PCI_DEVID<3..0> = 1001: MAP17(464)
 RAM CONFIG<3..0> = 1101: 4MX32, 1 DQS PER BYTE, LOW DRIVE STRENGTH
 SUBVENDOR = 0: NO VIDEO BIOS ROM
 PCI_AD = 1: NORMAL AGP PIN OUT
 CRYSTAL = 2: 27MHZ CRYSTAL

MAP17 ANALOG DAC/BOOT STRAPS


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	21 OF 44	
NONE			

EXTERNAL VIDEO (DVI) INTERFACE


ANALOG FILTERING

PLACE CLOSE TO CONNECTOR




TMDS FILTERING

PLACE CLOSE TO CONNECTOR




DVI DDC CURRENT LIMIT

(55mA requirement per DVI spec)




3V LEVEL SHIFTERS




NOTE: Pulldown for DVI_HPD provided by DVI power switch interface

LCD INTERFACE


LVDS INTERFACE



LCD POWER SWITCHES




DVI POWER SWITCH




S-VIDEO/COMP OUT INTERFACE

Place GND shorts at graphics controller



Place GND shorts at graphics controller

INVERTER INTERFACE



VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	
NONE	22	44

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1194	1	IC,LMU,P84	U36	CRITICAL	?


MLB - ALS SENSOR




LMU




BOOT BANGER E2PROM




SLEEP LED




SPIDEY FLEX



KEYBOARD PULLUPS




KB LED DRIVER



- BOOT BANGING SIGNAL DEFINITION**
- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
 - 2/ PMU_HRESET_L (3V INPUT INTO LMU)
 - 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
 - 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
 - 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

LMU PULL-DOWNS



LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	NONE	SHT	23 OF 44

HARD DRIVE INTERFACE (UATA100)


EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID




WIRELESS INTERFACE





OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID




PLACE PULLUP RESISTORS CLOSE TO INTREPID



ANY SEQUENCING REQUIREMENT BETWEEN +5V_HD_SLEEP AND +3V_SLEEP?

BLUETOOTH/LEFT-SIDE USB



INTERNAL I/O CONNECTORS


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	NONE	SHT	24 OF 44

IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

SOUND BOARD (TUBA)

AUDIO - SNAPPER
SND - INTREPID



PLACE XW17 CLOSE TO 5V SWITCHER (U27)

CAPS FOR EMI EXPERIMENTATION ONLY


PLACE IN BETWEEN 3/5/1.5/2.5V PWR SUPPLY

FAN INTERFACE


KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER

KEEP STUFFING RESISTORS CLOSE TO ADM1031 CONTROLLER


MODEM




SERIAL DEBUG INTERFACE




DEBUG POWER BUTTON



DEBUG JUMPERS




FAN CONTROLLER



FAN/MODEM/SOUND/SLEEP LED/DEBUG

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	25 OF 44
NONE		




USB 2.0

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	26 OF 44
NONE		

PLACE NEAR J3
 SUTRO CONNECTOR
 PLACE NEAR J12
 BUBBA CONNECTOR



Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds

PLACE ALL SERIES RES CLOSE TO PHY

$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE CAPS AT TRANSFORMER PINS 1, 4, 7 & 10

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

Y3'S LOAD CAPACITANCE IS 20PF

LED_LINK100
 LED_LINK1000
 LED_LINK10000
 LED_DUPLEX
 LED_RX
 LED_TX

LED_LINK10
 LED_LINK100
 LED_LINK1000
 LED_DUPLEX
 LED_RX
 LED_TX

LED_LINK10
 LED_LINK100
 LED_LINK1000
 LED_DUPLEX
 LED_RX
 LED_TX

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED_DUPLEX	011
LED_RX	010
LED_TX	001
VSS	000

CONFIG INPUTS			
PIN	BIT[2]	BIT[1]	BIT[0]
CONFIG<0>	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG<1>	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG<2>	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG<3>	ANEG[0]	ENA_XC	DIS_125
CONFIG<4>	MODE[2]	MODE[1]	MODE[0]
CONFIG<5>	DIS_FC	DIS_SLEEP	MODE[3]
CONFIG<6>	SEL_BDT	INT_POL	75/50 OHM

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0603		Y3	

APPLE COMPUTER INC.

SIZE: D 401228
 SCALE: NONE SHT: 27 OF 44
 REV: AA





PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF (PULL-DOWN RESISTOR)
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	



AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)

BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33



FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	401228	REV.	AA
SCALE	NONE	SHT	29	OF	44



APPLE COMPUTER INC.



UNDERVOLTAGE RESET CIRCUIT



A29 DETECT CIRCUIT

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC, PMU, V81B	U39	

CPU_VCORE_HI_OC/PMU_AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V_MAIN or +3V_SLEEP, which will act as our pull-down since both are off during PMU reset.

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0604		Y5	Alt crystal size

PMU

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE: DRAWING NUMBER: **D 401228** REV: **AA**

SCALE: NONE SHT: **30** OF **44**

DC POWER INPUT

(POWER JACK, ETC. ON SEPARATE BOARD)


CRITICAL
J19
87438-0833
M-RT-SM

DC INRUSH LIMITER

PLACE U24 NEXT TO R382
U24 SENSE VOLTAGE DROP ACROSS R382

1MSEC INTEGRATION TIME


BATTERY SWITCH-OVER CIRCUIT



GREATER THAN 13.5V DETECT

SWITCHER VOLTAGE CONTROL
PMU SELECTS BETWEEN TWO VOLTAGES

SWITCHER CURRENT CONTROL
CHARGE DISABLED BY PMU OR INPUT VOLTAGE <18V
CHARGE THROTTLED BY LOW BATTERY VOLTAGE



BATTERY CONNECTOR

CRITICAL
J25
87438-0833
M-RT-SM

BATTERY CHARGER

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

V_{BATT} = CELLS X (4.096 + (0.4096 * V_{VCTL} / V_{REFIN}))
For 4.15v cells, V_{VCTL} = 0.123 REFIN
For 4.20v cells, V_{VCTL} = 0.245 REFIN
I_{CHG} = (0.2048/R₆₂) * (V_{ICTL} / V_{REFIN})

SIZE	DRAWING NUMBER	REV.
D	401228	AA
SCALE	SHT	OF
NONE	31	44

D

D

C

C


B

B


A

A


BACKUP BATTERY / USB CONNECTOR



12.8V PBUS SUPPLY



PMU SUPPLY



12.8V REGULATOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	NONE	SHT	32 OF 44

3.3V/5V MAIN SUPPLY



5V START TO TURN ON ~12.5MS AFTER DCDC_EN_L
 3V START TO TURN ON ~25MS AFTER DCDC_EN_L
 DIODE WILL ENSURE DCDC_EN_L IS QUICKLY DISCHARGED DURING SHUT-DOWN
 POWERDOWN DELAY IS AROUND 4MS-15.6MS

DCDC_EN TRUTH TABLE

PMU_POWER_UP_L	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown
+3V_PMU	+3V_PMU	+4_V_BU	+3V_PMU	VOLTAGE

THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER


+3V_SLEEP LOADS

- 1) CPU PLL Config Control
- 2) INTREPID - IIC AND PCI PULL-UPS
- 3) MAPI7 - 3V RAIL (IF USING D3COLD)
- 4) GRAPHIC CHIP SPREAD SPECTRUM CHIP
- 5) LVDS DDC PULL-UPS
- 6) DVI LEVEL SHIFTERS & PULL-UPS & HPD
- 7) SOUND BOARD
- 8) BOOT BANGER
- 9) HARD DRIVE (IF USING 3V LOGIC)
- 10) WIRELESS (IF POWERING OFF IN SLEEP)
- 11) PMU - IIC Pull-ups
- 12) PCI PULL-UPS

+5V_SLEEP LOADS

- 1) OPTICAL DRIVE
- 2) DVI
- 3) TRACKPAD
- 4) FANS
- 5) FIREWIRE PHY

SLEEP LEVEL SHIFTER (3V -> 5V)




3.3V/5V REGULATOR

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT	33	44
NONE			

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)



OUTPUT VOLTAGE

V _{DAC}		D3	D2	D1	D0
D4=0	D4=1				
2.00	1.275	0	0	0	0
1.95	1.250	0	0	0	1
1.90	1.225	0	0	1	0
1.85	1.200	0	0	1	1
1.80	1.175	0	1	0	0
1.75	1.150	0	1	0	1
1.70	1.125	0	1	1	0
1.65	1.100	0	1	1	1
1.60	1.075	1	0	0	0
1.55	1.050	1	0	0	1
1.50	1.025	1	0	1	0
1.45	1.000	1	0	1	1
1.40	0.975	1	1	0	0
1.35	0.950	1	1	0	1
1.30	0.925	1	1	1	0
NO CPU	NO CPU	1	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
 When A/B_ is low (slow): <=1K-ohm -> 0
 >=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V_A = V_B.

GROUND SENSE VOLTAGE DIVIDER
 This allows for an offset to the ground sense to adjust the output voltage.
 V_{REF} = 2.0V, HENCE V_{OFFSET} = 2.0V * (R1/(R1+R2)) AND V_{CORE} = V_{DAC} + V_{OFFSET}.

PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1000	1	RES	0402	RES,MTL FILM,1/16W,0 OHM,5%,0402,SMD	0		1/16W	5%	R306	VCORE_NO_OFFSET

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

FMAX CONNECTOR




VCORE SUPPLY


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	SIZE	DRAWING NUMBER	REV.
	NONE	401228	AA
SCALE	SHT	34 ^{OF}	44

1.5V/2.5V SWITCHER



1.8V SWITCHER



APPLE COMPUTER INC.	SIZE	D	DRAWING NUMBER	401228	REV.	AA
	SCALE	NONE	SHT	35	44	

Table with columns: GROUP, SIG_NAME, DELAY_RULE, MAX_VIAS, MAX_EXPOSED_LENGTH, STUB_LENGTH, NET_SPACING_TYPE, NO_TEST, PULSE_PARAM. Rows include AGP, AGP BYTES, AGP SIDEBAND, AGP CONTROL, DVO, PCI, ULTRA ATA-100, EIDE INTREPID, OPTICAL, ETHERNET MII, and FIREWIRE MII.

Differential Signals

Table with columns: GROUP, SIG_NAME, DIFFERENTIAL_PAIR, MATCHED_DELAY, MAX_EXPOSED_LENGTH, NET_SPACING_TYPE, MAX_VIAS. Rows include ETHERNET, FIREWIRE, LVDS LOWER, UPPER, TMD5, USB, POWER SUPPLIES, and THERMOSTAT.

INTERNAL LAYER

ER = 4.3 (DIELECTRIC CONSTANT)
W = 4MIL (TRACE WIDTH)
B = 12.2MIL (DIST BETW 2 GND PLANES)
T = 0.7MIL (TRACE THICKNESS)
S = 10MIL (SEPERATION OF DIFF TRACES)
ZSINGLE = 51.57OHM
ZDIFF = 99.8OHM

FOR FIREWIRE

ER = 4.3 (DIELECTRIC CONSTANT)
W = 3.4MIL (TRACE WIDTH)
B = 12.2MIL (DIST BETW 2 GND PLANES)
T = 0.7MIL (TRACE THICKNESS)
S = 10MIL (SEPERATION OF DIFF TRACES)
ZSINGLE = 53.37OHM
ZDIFF = 107.17OHM

INTERNAL LAYER (USB1.1/USB 2.0)

ER = 4.3 (DIELECTRIC CONSTANT)
W = 4MIL(USB 1.1)/ 5MIL(USB 2.0) (TRACE WIDTH)
B = 12.2MIL (DIST BETW 2 GND PLANES)
T = 0.7MIL (TRACE THICKNESS)
S = 5MIL (USB 1.1) (SEPERATION OF DIFF TRACES)
S = 10MIL (USB 2.0) (SEPERATION OF DIFF TRACES)
ZSINGLE = 51.5OHM (USB 1.1)/ 46.2OHM (USB 2.0)
ZDIFF = 89.3OHM (USB 1.1)/ 89.4OHM (USB 2.0)

SIGNAL CONSTRAINTS - PAGE 2

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: DRAWING NUMBER, REV., SCALE, SHT. Values: D 401228, AA, NONE, 37 OF 44.

POWER NET CONSTRAINTS

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include MAIN/SLEEP, ADAPTER, BATTERY CHARGER, PMU, MISC HD, TRACKPAD, HALL EFFECT, VIDEO, KB LED, FAN GND, SOUND, I/O AREA, INVERTER, TRACKPAD, LVDS, I/O AREA, I/O AREA.

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include CPU, L3 CACHE, DDR RAM, INTREPID PLLS, REFERENCE, CARDBUS, NVIDIA NV17MAP, SILICON IMAGE 88E1111, FW, USB 2.0, INTREPID SSCG.

Table with columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include LTC1625 14V SWITCHER, LTC3707 5V SWITCHER, 3V SWITCHER, MAX1715 2.5V SWITCHER, 1.5V SWITCHER, CONTROL, MAX1717, LTC1778, LTC3411, LTC1962 INT PLLS.

SIGNAL CONSTRAINTS - PAGE 3

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., DRAWING NUMBER: D 401228, REV: AA, SCALE: NONE, SHT: 38 OF 44.

FUNCTIONAL TEST POINTS

	8	7	6	5	4	3	2	1
D	FUNC_TEST=YES JTAG_ASIC_TMS 14 27	FUNC_TEST=YES TMDS_CONN_CLKP 22 37	FUNC_TEST=YES TV_C 22	FUNC_TEST=TRUE PCI_AD<7> 10 13 18 24 26 37	FUNC_TEST=YES PCI_PAR 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 24 37	FUNC_TEST=TRUE KBD_X<9> 23 30	FUNC_TEST=YES +5V_INV_SW 22 38
	FUNC_TEST=YES JTAG_ASIC_TDI 14	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=TRUE PCI_CBE<8> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<0> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 24 37	FUNC_TEST=TRUE KBD_Y<0> 23 30	FUNC_TEST=YES LEFT_USB_DM 24 26 37
	FUNC_TEST=YES JTAG_ASIC_TDO_TP 27	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=TRUE PCI_AD<9> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<1> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RST_L 24 37	FUNC_TEST=TRUE KBD_Y<1> 23 30	FUNC_TEST=YES LEFT_USB_DP 24 26 37
	FUNC_TEST=YES JTAG_ASIC_TCK 14 27	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 15 25	FUNC_TEST=TRUE PCI_AD<10> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<2> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_WRL 24 37	FUNC_TEST=TRUE KBD_Y<2> 23 30	FUNC_TEST=YES RIGHT_USB_DM 26 32 37
	FUNC_TEST=YES JTAG_ASIC_TRST_L 14 27	FUNC_TEST=YES VGA_VSYNC 21 22	FUNC_TEST=YES SND_SYNC 15 25	FUNC_TEST=TRUE PCI_AD<11> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_CBE<3> 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDRY 24 37	FUNC_TEST=TRUE KBD_Y<3> 23 30	FUNC_TEST=YES RIGHT_USB_DP 26 32 37
	FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 21 22	FUNC_TEST=YES SND_CLKOUT 15 25 36	FUNC_TEST=TRUE PCI_AD<12> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_REQ_L 13 24	FUNC_TEST=YES EIDE_OPTICAL_INT 24 37	FUNC_TEST=TRUE KBD_Y<4> 23 30	FUNC_TEST=YES NEC_LEFT_USB_PWREN 24 26
	FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UP 22	FUNC_TEST=YES SND_HP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<13> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_GNT_L 13 24	FUNC_TEST=YES TPAD_F_TXD 23	FUNC_TEST=TRUE KBD_Y<5> 23 30	FUNC_TEST=YES NEC_LEFT_USB_OVERCURRENT 24 26
	FUNC_TEST=YES CPU_HRESET_L 5 7 23	FUNC_TEST=YES DVI_DDC_DATA_UP 22	FUNC_TEST=YES SND_AMP_MUTE_L 15 25	FUNC_TEST=TRUE PCI_AD<14> 10 13 18 24 26 37	FUNC_TEST=YES AIRPORT_PCI_INT_L 15 24	FUNC_TEST=YES TPAD_F_RXD 23	FUNC_TEST=TRUE KBD_Y<6> 23 30	FUNC_TEST=YES NEC_RIGHT_USB_PWREN 26 32
	FUNC_TEST=YES JTAG_CPU_TMS 5 23	FUNC_TEST=YES DVI_HPD_UP 22	FUNC_TEST=YES INT_AUDIO_TO_SND 15 25	FUNC_TEST=TRUE PCI_AD<15> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<0> 24 37	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=TRUE KBD_Y<7> 23 30	FUNC_TEST=YES NEC_RIGHT_USB_OVERCURRENT 26 32
	FUNC_TEST=YES JTAG_CPU_TDI 5 23	FUNC_TEST=YES LVDS_L0N 20 22 37	FUNC_TEST=YES SND_SCLK 15 25 36	FUNC_TEST=TRUE PCI_AD<16> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<1> 24 37	FUNC_TEST=YES COMM_RESET_L 15 25	FUNC_TEST=TRUE KBD_NUMLOCK_LED 23	FUNC_TEST=YES DCDC_EN 20 29 32 33 34
	FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 20 22 37	FUNC_TEST=YES SND_HW_RESET_L 15 25	FUNC_TEST=TRUE PCI_AD<17> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<2> 24 37	FUNC_TEST=YES COMM_SHUTDOWN 15 25	FUNC_TEST=YES +BATT_POS 31 38	FUNC_TEST=YES BBANG_HRESET_L 23
	FUNC_TEST=YES JTAG_CPU_TCK 5 23	FUNC_TEST=YES LVDS_L1N 20 22 37	FUNC_TEST=YES SND_HP_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<18> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<3> 24 37	FUNC_TEST=YES COMM_RING_DET_L 15 25 30	FUNC_TEST=YES BATT_CLK 31	FUNC_TEST=YES LT1962_L3_ADJ 6
	FUNC_TEST=YES JTAG_CPU_TRST_L 5 23	FUNC_TEST=YES LVDS_L1P 20 22 37	FUNC_TEST=YES SND_LIN_SENSE_L 15 25	FUNC_TEST=TRUE PCI_AD<19> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<4> 24 37	FUNC_TEST=YES KBD_ID 23 30	FUNC_TEST=YES BATT_DATA 31	FUNC_TEST=YES MAIN_RESET_L 18 19 21 24 26 30
	FUNC_TEST=YES JTAG_L3_TMS 8	FUNC_TEST=YES LVDS_L2N 20 22 37	FUNC_TEST=YES INT_I2C_DATA2 15 25	FUNC_TEST=TRUE PCI_AD<20> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<5> 24 37	FUNC_TEST=YES +5V_TPAD_SLEEP 23 38	FUNC_TEST=YES BATT_NKG 31 38	FUNC_TEST=YES RF_DISABLE_L_SPN 24
	FUNC_TEST=YES JTAG_L3_TDI_TP 8	FUNC_TEST=YES LVDS_L2P 20 22 37	FUNC_TEST=YES INT_I2C_CLK2 15 25	FUNC_TEST=TRUE PCI_AD<21> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<6> 24 37	FUNC_TEST=YES +3V_HALL_EFFECT 23 38	FUNC_TEST=YES PMU_BATT_DET_L 30 31	FUNC_TEST=YES AIRPORT_CLKRUN_L 24
	FUNC_TEST=YES JTAG_L3_TDO_TP 8	FUNC_TEST=YES CLKLVDS_LN 20 22 37	FUNC_TEST=YES USB_D1M 15 26	FUNC_TEST=TRUE PCI_AD<22> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<7> 24 37	FUNC_TEST=YES KBD_CAPSLOCK_LED 23	FUNC_TEST=YES FAN1_GND 25 38	FUNC_TEST=YES ROM_RW_L 10 13 24
	FUNC_TEST=YES JTAG_L3_TCK 8	FUNC_TEST=YES CLKLVDS_LP 20 22 37	FUNC_TEST=YES USB_D1P 15 26	FUNC_TEST=TRUE PCI_AD<23> 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<8> 24 37	FUNC_TEST=YES KBD_FUNCTION_L 23 30	FUNC_TEST=YES FAN1_TACH 25	FUNC_TEST=YES ROM_ONBOARD_CS_L 10 24
	FUNC_TEST=YES INT_I2C_CLK0 12 14 23	FUNC_TEST=YES LVDS_U0N 20 22 37	NO FUNCTIONAL TEST GROUP		FUNC_TEST=TRUE PCI_AD<24> 10 13 18 24 26 37	FUNC_TEST=YES KBD_CONTROL_L 23 30	FUNC_TEST=YES FAN2_GND 25 38	FUNC_TEST=YES ROM_CS_L 10 13 24
	FUNC_TEST=YES INT_I2C_DATA0 12 14 23	FUNC_TEST=YES LVDS_U0P 20 22 37	FUNC_TEST=YES USB_D2P 15 26	FUNC_TEST=TRUE PCI_AD<25> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<9> 24 37	FUNC_TEST=YES KBD_COMMAND_L 23 30	FUNC_TEST=YES FAN2_TACH 25	FUNC_TEST=YES COMM_RXD 15 25
	FUNC_TEST=YES INT_I2C_CLK1 14 15 25	FUNC_TEST=YES LVDS_U1N 20 22 37	FUNC_TEST=YES BT_USB_DM 15 24 37	FUNC_TEST=TRUE PCI_AD<26> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<10> 24 37	FUNC_TEST=YES KBD_OPTION_L 23 30	FUNC_TEST=TRUE RJ45_DP<0> 27 37	FUNC_TEST=YES CLK33M_AIRPORT 13 24 36
FUNC_TEST=YES INT_I2C_DATA1 14 15 25	FUNC_TEST=YES LVDS_U1P 20 22 37	FUNC_TEST=YES BT_USB_DP 15 24 37	FUNC_TEST=TRUE PCI_AD<27> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<11> 24 37	FUNC_TEST=YES KBD_SHIFT_L 23 30	FUNC_TEST=TRUE RJ45_DP<1> 27 37	FUNC_TEST=YES AIRPORT_IDSEL 24	
FUNC_TEST=YES CBUS_DET_1_L 18	FUNC_TEST=YES LVDS_U2N 20 22 37	FUNC_TEST=YES MODEM_USB_DM 15 25 37	FUNC_TEST=TRUE PCI_AD<28> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<12> 24 37	FUNC_TEST=TRUE KBD_X<0> 23 30	FUNC_TEST=TRUE RJ45_DP<2> 27 37	FUNC_TEST=YES ROM_OE_L 10 13 24	
FUNC_TEST=YES CBUS_DET_2_L 18	FUNC_TEST=YES LVDS_U2P 20 22 37	FUNC_TEST=YES MODEM_USB_DP 15 25 37	FUNC_TEST=TRUE PCI_AD<29> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<13> 24 37	FUNC_TEST=TRUE KBD_X<1> 23 30	FUNC_TEST=TRUE RJ45_DP<3> 27 37	FUNC_TEST=YES +PBUS 38	
FUNC_TEST=TRUE TMDS_DN<0> 20 21 22 37	FUNC_TEST=YES CLKLVDS_UN 20 22 37	FUNC_TEST=TRUE PCI_AD<0> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<30> 10 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_DATA<14> 24 37	FUNC_TEST=TRUE KBD_X<2> 23 30	FUNC_TEST=TRUE RJ45_DP<4> 27 37	FUNC_TEST=YES +24V_PBUS 38	
FUNC_TEST=TRUE TMDS_DP<0> 20 21 22 37	FUNC_TEST=YES CLKLVDS_UP 20 22 37	FUNC_TEST=TRUE PCI_AD<1> 10 13 18 24 26 37	FUNC_TEST=TRUE PCI_AD<31> 10 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 24 36 24 37	FUNC_TEST=TRUE KBD_X<3> 23 30	FUNC_TEST=TRUE RJ45_DP<5> 27 37	FUNC_TEST=YES GPU_VCORE 20 38	
FUNC_TEST=TRUE TMDS_DN<1> 20 21 22 37	FUNC_TEST=YES LVDS_DDC_CLK 20 22	FUNC_TEST=TRUE PCI_AD<2> 10 13 18 24 26 37	FUNC_TEST=YES PCI_FRAME_L 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_RD_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<4> 23 30	FUNC_TEST=TRUE RJ45_DP<6> 27 37	FUNC_TEST=YES CPU_VCORE_SLEEP 5 34 38	
FUNC_TEST=TRUE TMDS_DP<1> 20 21 22 37	FUNC_TEST=YES LVDS_DDC_DATA 20 22	FUNC_TEST=TRUE PCI_AD<3> 10 13 18 24 26 37	FUNC_TEST=YES PCI_TRDY_L 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 24 36 24 37	FUNC_TEST=TRUE KBD_X<5> 23 30	FUNC_TEST=TRUE RJ45_DP<7> 27 37	FUNC_TEST=YES VCORE_FB 34 38	
FUNC_TEST=TRUE TMDS_DN<2> 20 21 22 37	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=TRUE PCI_AD<4> 10 13 18 24 26 37	FUNC_TEST=YES PCI_IRDY_L 13 18 24 26 37	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 24 37	FUNC_TEST=TRUE KBD_X<6> 23 30	FUNC_TEST=TRUE RJ45_DP<8> 27 37	FUNC_TEST=YES +1.8V_MAIN 38	
FUNC_TEST=TRUE TMDS_DP<2> 20 21 22 37	FUNC_TEST=YES TV_GND1 22 38	FUNC_TEST=TRUE PCI_AD<5> 10 13 18 24 26 37	FUNC_TEST=YES PCI_DEVSEL_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<1> 24 37	FUNC_TEST=TRUE KBD_X<7> 23 30	FUNC_TEST=TRUE FW_TPOOR 29 38	FUNC_TEST=YES +3V_PMU 38	
FUNC_TEST=YES TMDS_CONN_CLKN 22 37	FUNC_TEST=YES TV_GND2 22 38	FUNC_TEST=TRUE PCI_AD<6> 10 13 18 24 26 37	FUNC_TEST=YES PCI_STOP_L 13 18 24 26 37	FUNC_TEST=TRUE EIDE_OPTICAL_ADDR<2> 24 37	FUNC_TEST=TRUE KBD_X<8> 23 30		FUNC_TEST=YES +5V_DDC_SLEEP 22 38	
								FUNC_TEST=YES +12.8V_INV 22 38

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	NONE	401228	AA
	SHT	39 OF 44	

*** Signal Cross-Reference ***
--- For the entire design ---
+L_0V_MVREF... 2702 3883
+L_0V_ADP... 1302 1104 1304 1506 1708 19A2 19A8

1625_INTVCC 32C5 38D1
1625_RMSSB 32C6
1625_RMID 1287 38D1
1625_T0 32C5
1625_VPH 32B8

CG_RESET_L 15B7
CHARGE_DISABLE 31A7
CHARGE_LED_L 3007 3100 3192
CHMD1 38A6

EIDE_OPTICAL_DATA15..0.. 24A5 24A6 24B7 24C7 24D7
EIDE_OPTICAL_DMAK_X..0.. 37B5 39B6 39C4
EIDE_OPTICAL_DEV_ID15..0.. 19C2 21A8

GPU_VID2D_ROMTYPE1..1.. 19C2 21A8
GPU_VID2D_PCI_DEVID2..0.. 19C2 21A8
GPU_VID2D_PCI_DEVID4..0.. 19C2 21A8

LTC3405_SW 2704 38B3
LTC3411_CMD 35A5 38A1
LTC3411_I2C 35A5 38A1
LTC3411_TRC 35A5 38A1

RAM_CS_A3..0.. 10A4 12B5 12B6 36A5
RAM_CS_A4..0.. 10A4 12B5 12B6 12B8 12C3 12C5 36A5
RAM_CS_A5..0.. 11B2 11B4 11B6 11B8 11C1 11C2

SIZE DRAWING NUMBER REV.
D 401228 AA
SCALE NONE SHEET 41 OF 44

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



8 7 6 5 4 3 2 1

```

USB_DM# 15B2 15C2 37B2
USB_DP# 15B2 15C2 37B2
USB_DPM 15B2 37B2
USB_DPP 15B2 37B2
USB_OC_AB_L 15B2 15C7
USB_OC_CD_L 15B2 15C7
USB_OC_EF_L 15B2 15C7
USB_PWREN_AB_L 15B2 15C7
USB_PWREN_CD_L 15B2 15C7
USB_PWREN_EF_L 15B2 15D7
VDDRE_BODT# 34C4 38C1
VDDRE_BPT 34C5 38C1
VDDRE_CC 34B6 38B1
VDDRE_DE 34B6 38C1
VDDRE_DL 34B6 38C1
VDDRE_FAST<4..1> 34D2 34D3 34D5
VDDRE_FB 34B6 38B1 39A2
VDDRE_GND 34B6 38B1
VDDRE_GNDA 34B6
VDDRE_GNDIV 34A5 34B5 38B1
VDDRE_GNDIV_TEST 34A4
VDDRE_GNDSNS 34A1 34A5 38B1
VDDRE_GNDSNS_TEST 34A4
VDDRE_ILIM 34C5 38C1
VDDRE_LX 34B5 38C1
VDDRE_MUX_EM 34D5
VDDRE_MUX_SEL 34D5
VDDRE_REF 34B6 38C1
VDDRE_SLOW<4..1> 34D6
VDDRE_SNS 34A1 38B1
VDDRE_TIME 34B4 38B1
VDDRE_TON 34B6 38C1
VDDRE_VCC 34C6 38C1
VDDRE_VDATE 15B8 15B7 34B4 38B1
VDDRE_VID<4..0> 34A3 34B8 34D4
VGA_B 22C6 22D7 39D7
VGA_G 22C5 22D7 39D7
VGA_HSYNC 21D4 22C6 39D7
VGA_R 22C5 22D7 39D7
VGA_VSYNC 21D4 22C5 39D7
VIPPCLK_PD 19C2

```

D C B A

D C B A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	401228	AA
SCALE	SHT		
NONE	42 OF		44

8 7 6 5 4 3 2 1

Table with 8 columns (8-1) and 100 rows (B81-B166). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 7 columns (8-1) and 100 rows (B167-B252). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 6 columns (8-1) and 100 rows (B253-B338). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 5 columns (8-1) and 100 rows (B339-B424). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 4 columns (8-1) and 100 rows (B425-B510). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 3 columns (8-1) and 100 rows (B511-B596). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 2 columns (8-1) and 100 rows (B597-B682). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 1 column (8-1) and 100 rows (B683-B768). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

Table with 1 column (8-1) and 100 rows (B769-B854). Contains component callouts like C167 CAP 1783, C168 CAP 17C3, etc.

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART
SCALE NONE SHIT 43 OF 44



APPLE COMPUTER INC.

Table with 8 columns and 1000 rows of alphanumeric data.

Table with 7 columns and 1000 rows of alphanumeric data.

Table with 6 columns and 1000 rows of alphanumeric data.

Table with 5 columns and 1000 rows of alphanumeric data.

Table with 4 columns and 1000 rows of alphanumeric data.

Table with 3 columns and 1000 rows of alphanumeric data.

Table with 2 columns and 1000 rows of alphanumeric data.

Table with 1 column and 1000 rows of alphanumeric data.

NOTICE OF PROPRIETARY PROPERTY. THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR HEREBY GRANTS TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART