

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

10/15/2004

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
B		328536	PRODUCTION RELEASED		
				DATE	DATE
				05/19/04	

PAGE

CONTENTS

1	TITLE PAGE AND CONTENTS
2	SYSTEM BLOCK DIAGRAM
3	POWER BLOCK DIAGRAM
4	PCB NOTES AND HOLES
5	MPC7450 MAXBUS INTERFACE
6	MPC7450 DATA
7	CPU PLL AND CONFIGURATION STRAPS
8	INTREPID MAXBUS AND BOOT STRAPS
9	INTREPID MEMORY INTERFACE / BOOT ROM
10	DDR MEMORY MUXES
11	200PIN DDR MEMORY SODIMM CONNECTORS
12	INTREPID AGP 4X/PCI
13	INTREPID ENET/FW/UATA/EIDE INTERFACES
14	INTREPID GPIOS/SERIAL/USB INTERFACES/SSCG
15	INTREPID POWER RAILS
16	INTREPID DECOUPLING
17	CARDBUS CONTROLLER (PCI1510)
18	M10 AGP & CLOCKS
19	M10 LVDS/TMDS/VGA/GPIO & GPU VCORE
20	SIL1162 TMDS TRANSMITTER
21	M10 ANALOG, POWER, GND

PAGE


CONTENTS

22	VIDEO CONNECTORS - INVERTER, DVI, S-VIDEO DUAL-CHANNEL LVDS
23	LMU, LIGHT SENSOR, BOOTBANGER, SLEEP LED SPIDEY - KBD,TPAD,HALL EFFECT,PWR BUTTON
24	INTERNAL CONNECTORS - DVD, CARDSLOT, HARD DRIVE, LEFT USB/BLUETOOTH
25	FAN CONTROLLER, MODEM, SOUND SERIAL DEBUG (JOLLY ROGER, PWR/NMI/RESET)
26	USB 2.0
27	MARVELL GIGABIT ETHERNET PHY
28	FIREWIRE A/B PHY
29	FIREWIRE A/B CONNECTORS, PORT POWER LIMITER
30	PMU (POWER MANAGEMENT UNIT)
31	BATTERY CHARGER AND CONNECTOR
32	12.8V SYSTEM POWER SUPPLY / PMU POWER SUPPLY
33	3.3V / 5V SYSTEM POWER SUPPLIES
34	CPU CORE VOLTAGE POWER SUPPLY
35	1.5V/ 1.8V / 2.5V SYSTEM POWER SUPPLIES
36	SIGNAL CONSTRAINTS (1 OF 3) - DIGITAL/CLK
37	SIGNAL CONSTRAINTS (2 OF 3) - DIGITAL/DIFF
38	SIGNAL CONSTRAINTS (3 OF 3) - POWER NETS
39	FUNCTIONAL TEST POINTS
40	REVISION HISTORY (1 OF 1)
41-42	SIGNAL NAMES
43-44	COMPONENT LOCATIONS

SCHEM, SAPPHIRE, Q41B

BOM OPTIONS	STUFF	NO STUFF
D3_HOT		✓
D3_COLD	✓	
GPU_SS	✓	
GPU_SWITCH	✓	
SERIAL_DEBUG		✓
VCORE_OFFSET	✓	
1_8V_MAXBUS	✓	
1_5V_MAXBUS		✓
NEC_USB	✓	
INTREPID_USB		✓
BBANG		✓
NO_BBANG	✓	
ATI_MEMIO_HI	✓	
ATI_MEMIO_LO		✓
SSCG		✓
NO_SSCG	✓	
5V_HD_LOGIC	✓	
3V_HD_LOGIC		✓
EXT_TMDS	cto	✓
INT_TMDS	✓	cto
NO_4XVCORE	✓	
INT_CLK	✓	
EXT_CLK		✓

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
051-6694	1	SCHEM, SAPPHIRE, Q41B	SCH1	
820-1688	1	PCBF, SAPPHIRE, Q41B	PCB1	

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX : _____	_____	DRAFTER	DESIGN CK	NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX : _____	_____	ENG APPD	MFG APPD		
X.XXX : _____	_____	QA APPD	DESIGNER		
ANGLES : _____	_____	RELEASE	SCALE		
DO NOT SCALE DRAWING		NONE		TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE		SIZE D	SCHEM, SAPPHIRE, Q41B
				DRAWING NUMBER	REV.
				051-6694	02
SHT 1 OF 45					

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	SHEET		OF
NONE	2		45

POWER SYSTEM ARCHITECTURE



POWER BLOCK DIAGRAM

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	NONE	SHT	OF
		3	45

PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
 1/2 OZ CU THICKNESS: 0.7 MILS
 1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
 DIELECTRIC: FR-4
 LAYER COUNT: 12
 SIGNAL TRACE WIDTH: 4 MILS
 SIGNAL TRACE SPACING: 4 MILS
 PREPREG THICKNESS: 2-3 MILS

SEE PCB CAD FILES FOR MORE SPECIFIC INFO.


BOARD STACK-UP AND CONSTRUCTION

20R10 TH VIA OR VIA IN PAD


1	SIGNAL (1/3 OZ + COPPER PLATING)
2	PREPREG (3MIL) GROUND (1/2 OZ)
3	LAMINATE (4MIL) SIGNAL (1/2 OZ)
4	PREPREG (3MIL) SIGNAL (1/2 OZ)
5	LAMINATE (4MIL) GROUND (1/2 OZ)
6	PREPREG (2MIL) CUT POWER PLANE (1 OZ)
7	LAMINATE (3MIL) CUT POWER PLANE (1 OZ)
8	PREPREG (2MIL) GROUND (1/2 OZ)
9	LAMINATE (4MIL) SIGNAL (1/2 OZ)
10	PREPREG (3MIL) SIGNAL (1/2 OZ)
11	LAMINATE (4MIL) GROUND (1/2 OZ)
12	PREPREG (3MIL) SIGNAL (1/3 OZ + COPPER PLATING)

BOARD HOLES

CHASSIS MOUNTS
 ASICS HEATSINK MOUNTS I/O AREA
 INVERTER




GROUND VIAS




BOARD INFORMATION

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	NONE	SHT	OF
		4	45







U43
1.50GHZ-1.28V
BGA
(2 OF 3)
APOLL7_PM-R1.1


37	CPU_DATA<0>	R15	D0
37	CPU_DATA<1>	W15	D1
37	CPU_DATA<2>	T14	D2
37	CPU_DATA<3>	V16	D3
37	CPU_DATA<4>	W16	D4
37	CPU_DATA<5>	T15	D5
37	CPU_DATA<6>	U15	D6
37	CPU_DATA<7>	P14	D7
37	CPU_DATA<8>	V13	D8
37	CPU_DATA<9>	W13	D9
37	CPU_DATA<10>	T13	D10
37	CPU_DATA<11>	P13	D11
37	CPU_DATA<12>	U14	D12
37	CPU_DATA<13>	W14	D13
37	CPU_DATA<14>	R12	D14
37	CPU_DATA<15>	T12	D15
37	CPU_DATA<16>	W12	D16
37	CPU_DATA<17>	V12	D17
37	CPU_DATA<18>	N11	D18
37	CPU_DATA<19>	N10	D19
37	CPU_DATA<20>	R11	D20
37	CPU_DATA<21>	U11	D21
37	CPU_DATA<22>	W11	D22
37	CPU_DATA<23>	T11	D23
37	CPU_DATA<24>	R10	D24
37	CPU_DATA<25>	N9	D25
37	CPU_DATA<26>	P10	D26
37	CPU_DATA<27>	U10	D27
37	CPU_DATA<28>	R9	D28
37	CPU_DATA<29>	W10	D29
37	CPU_DATA<30>	U9	D30
37	CPU_DATA<31>	V9	D31
37	CPU_DATA<32>	W5	D32
37	CPU_DATA<33>	U6	D33
37	CPU_DATA<34>	T5	D34
37	CPU_DATA<35>	U5	D35
37	CPU_DATA<36>	W7	D36
37	CPU_DATA<37>	R6	D37
37	CPU_DATA<38>	P7	D38
37	CPU_DATA<39>	V6	D39
37	CPU_DATA<40>	P17	D40
37	CPU_DATA<41>	R19	D41
37	CPU_DATA<42>	V18	D42
37	CPU_DATA<43>	R18	D43
37	CPU_DATA<44>	V19	D44
37	CPU_DATA<45>	T19	D45
37	CPU_DATA<46>	U19	D46
37	CPU_DATA<47>	W19	D47
37	CPU_DATA<48>	U18	D48
37	CPU_DATA<49>	W17	D49
37	CPU_DATA<50>	W18	D50
37	CPU_DATA<51>	T16	D51
37	CPU_DATA<52>	T18	D52
37	CPU_DATA<53>	T17	D53
37	CPU_DATA<54>	W3	D54
37	CPU_DATA<55>	V17	D55
37	CPU_DATA<56>	U4	D56
37	CPU_DATA<57>	U8	D57
37	CPU_DATA<58>	U7	D58
37	CPU_DATA<59>	R7	D59
37	CPU_DATA<60>	P6	D60
37	CPU_DATA<61>	R8	D61
37	CPU_DATA<62>	W8	D62
37	CPU_DATA<63>	T8	D63
37	NC	T3	DP0
37	NC	W4	DP1
37	NC	T4	DP2
37	NC	W9	DP3
37	NC	M6	DP4
37	NC	V3	DP5
37	NC	N8	DP6
37	NC	W6	DP7

39	35	35	CPU_VCORE_SLEEP	A13	VDD
				A16	VDD
				A18	VDD
				B17	VDD
				B19	VDD
				C13	VDD
				E13	VDD
				E16	VDD
				F12	VDD
				F17	VDD
				F19	VDD
				G11	VDD
				G16	VDD
				H14	VDD
				H17	VDD
				H19	VDD
				M14	VDD
				M16	VDD
				M18	VDD
				N15	VDD
				N17	VDD
				P16	VDD
				P18	VDD
				N12	SENSEVDD
				G13	SENSEVDD
				A17	GND
				A19	GND
				B13	GND
				B16	GND
				B18	GND
				E12	GND
				E19	GND
				F13	GND
				F16	GND
				F18	GND
				G19	GND
				H18	GND
				J14	GND
				L14	GND
				M15	GND
				M17	GND
				M19	GND
				N14	GND
				N16	GND
				P15	GND
				P19	GND
				N13	SENSEGND
				G12	SENSEGND
26	CPU_THERM_DP	N18	TEMP_ANODE		
26	CPU_THERM_DM	N19	TEMP_CATHODE		
	NC	A6	HPR*		



UNSTUFFING RA AND STUFFING RB WILL DISABLE THE CONTROLLER

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1135	1	009-6240 FW Q14 BANGER MCU, PROGRAMMED W/ BANGER	U54	BBANG



BOOT BANGING SIGNAL DEFINITION

- 1/ BBANG_HRESET_L (OPEN COLLECTOR OUTPUT - 10K PULLUP ON MLB)
- 2/ PMU_HRESET_L (3V INPUT INTO LMU)
- 3/ BBANG_JTAG_TCK (REGULAR OUTPUT)
- 4/ JTAG_CPU_TMS (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 5/ JTAG_CPU_TDI (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)
- 6/ JTAG_CPU_TRST_L (OPEN COLLECTOR OUTPUT - 470OHM PULLUP ON MLB)

MPC7447/BBANG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6654	02
SCALE	NONE	SHT	6 OF 45

CPU FREQUENCY CONFIGURATION

APOLLO 7


MULTIPLIER (Bus-to-Core)	CORE FREQUENCY (AT BUS FREQUENCY)		CPU_PLL_CFG	
	167MHZ	133MHZ	4 E	0123 ABCD HEX
0.0X	PLL OFF		0	1111 0F
1.0X	PLL BYPASS		0	0011 03
2.0X	333	267	0	0100 04
3.0X	500	400	0	1000 08
4.0X	667	533	0	1010 0A
5.0X	833	667	0	1011 0B
5.5X	917	733	0	1001 09
6.0X	1000	800	0	1101 0D
6.5X	1083	867	0	0101 05
7.0X	1167	933	0	0010 02
7.5X	1250	1000	0	0001 01
8.0X	1333	1067	0	1100 0C
8.5X	1417	1133	0	0110 06
9.0X	1500	1200	1	0111 17
9.5X	1583	1267	0	0111 07
10.0X	1667	1333	1	1010 1A
10.5X	1750	1400	1	1000 18
11.0X	1833	1467	1	1001 19
11.5X	1917	1533	0	0000 00
12.0X	2000	1600	1	1011 1B
12.5X	2083	1667	1	1111 1F
13.0X	2167	1733	1	0101 15
13.5X	2250	1800	0	1110 0E
14.0X	2333	1867	1	1100 1C
15.0X	2500	2000	1	0001 11
16.0X	2667	2133	1	1101 1D
17.0X	2833	2267	1	0000 10
18.0X	3000	2400	1	0010 12
20.0X	3333	2667	1	0011 13
21.0X	3500	2800	1	0100 14
24.0X	4000	3200	1	0110 16
28.0X	4667	3733	1	1110 1E

CPU PLL CONFIG CIRCUITRY




CPU CONFIGURATION

MAXBUS VSEL



BUSTYPE SELECT



APOLLO ONLY SUPPORTS MAXBUS

DESKTOP HAD PROBLEM USING INVERTER TO INVERT HRESET_L NEED TO CHARACTERIZE

SIGNAL	TIED	APPLICATION
CPU_EMODE0 (PROCESSOR)	HIGH	60X BUS MODE
	CPU_HRESET_L	MAX BUS MODE
	CPU_HRESET_L	2.5V INTERFACE
CPU_BUS_VSEL (PROCESSOR)	LOW	1.8V INTERFACE
	CPU_HRESET_INV	1.5V INTERFACE

CPU CONFIGURATION

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	NONE	SHT	7 OF 45

INTREPID BOOT STRAPS




THE FOLLOWING STRAP BITS CAN BE CHANGED BY SOFTWARE:


- 1/ D47 - SELAGPSPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 2/ D46 - SELPCISPREADCLK - SLEEP/WAKE CYCLE REQUIRED
- 3/ D44 - PLL4MODESEL_NXT<0> - SLEEP/WAKE CYCLE REQUIRED
- 4/ D43 - PLL4MODESEL_NXT<1> - SLEEP/WAKE CYCLE REQUIRED
- 5/ D42 - PLL4MODESEL_NXT<2> - SLEEP/WAKE CYCLE REQUIRED
- 6/ D33 - ANALYZERCLK_EN_H - IMMEDIATE EFFECT

IF A STRAP IS NOT LISTED, THEN IT CANNOT BE CHANGED BY SOFTWARE

MAXBUS PULL-UPS



INTREPID BOOT STRAPS



Intrepid MaxBus

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	02
SHEET		OF	
8		45	

SERIES RESISTORS FOR CLOCK/CONTROL SIGNALS

PINS ARE SWAPABLE FOR RPAKS

37 10 MEM_DATA<0>	AK32	DDR_DATA_0	DDR_A_0	H35	MEM_ADDR<0>	37
37 10 MEM_DATA<1>	AK33	DDR_DATA_1	DDR_A_1	G35	MEM_ADDR<1>	37
37 10 MEM_DATA<2>	AK31	DDR_DATA_2	DDR_A_2	G36	MEM_ADDR<2>	37
37 10 MEM_DATA<3>	AK35	DDR_DATA_3	DDR_A_3	F36	MEM_ADDR<3>	37
37 10 MEM_DATA<4>	AK36	DDR_DATA_4	DDR_A_4	F35	MEM_ADDR<4>	37
37 10 MEM_DATA<5>	AJ32	DDR_DATA_5	DDR_A_5	E35	MEM_ADDR<5>	37
37 10 MEM_DATA<6>	AJ35	DDR_DATA_6	DDR_A_6	E36	MEM_ADDR<6>	37
37 10 MEM_DATA<7>	AJ36	DDR_DATA_7	DDR_A_7	G32	MEM_ADDR<7>	37
37 10 MEM_DATA<8>	AG33	DDR_DATA_8	DDR_A_8	D36	MEM_ADDR<8>	37
37 10 MEM_DATA<9>	AG35	DDR_DATA_9	DDR_A_9	H36	MEM_ADDR<9>	37
37 10 MEM_DATA<10>	AH35	DDR_DATA_10	DDR_A_10	G33	MEM_ADDR<10>	37
37 10 MEM_DATA<11>	AG36	DDR_DATA_11	DDR_A_11	H33	MEM_ADDR<11>	37
37 10 MEM_DATA<12>	AH36	DDR_DATA_12	DDR_A_12	D35	MEM_ADDR<12>	37
37 10 MEM_DATA<13>	AH32	DDR_DATA_13	DDR_BA_0	L30	MEM_BA<0>	37
37 10 MEM_DATA<14>	AG32	DDR_DATA_14	DDR_BA_1	M29	MEM_BA<1>	37
37 10 MEM_DATA<15>	AG31	DDR_DATA_15	DDRCES_0	AN34	MEM_CS L<0>	37
37 10 MEM_DATA<16>	AE32	DDR_DATA_16	DDRCES_1	AN36	MEM_CS L<1>	37
37 10 MEM_DATA<17>	AF35	DDR_DATA_17	DDRCES_2	AL35	MEM_CS L<2>	37
37 10 MEM_DATA<18>	AF36	DDR_DATA_18	DDRCES_3	AL33	MEM_CS L<3>	37
37 10 MEM_DATA<19>	AE36	DDR_DATA_19	DDR_DQS_0	AJ31	MEM_DQS<0>	37
37 10 MEM_DATA<20>	AE35	DDR_DATA_20	DDR_DQS_1	AH31	MEM_DQS<1>	37
37 10 MEM_DATA<21>	AE33	DDR_DATA_21	DDR_DQS_2	AD32	MEM_DQS<2>	37
37 10 MEM_DATA<22>	AD36	DDR_DATA_22	DDR_DQS_3	AB30	MEM_DQS<3>	37
37 10 MEM_DATA<23>	AD35	DDR_DATA_23	DDR_DQS_4	V30	MEM_DQS<4>	37
37 10 MEM_DATA<24>	AA36	DDR_DATA_24	DDR_DQS_5	P32	MEM_DQS<5>	37
37 10 MEM_DATA<25>	AA35	DDR_DATA_25	DDR_DQS_6	N29	MEM_DQS<6>	37
37 10 MEM_DATA<26>	AA33	DDR_DATA_26	DDR_DQS_7	L32	MEM_DQS<7>	37
37 10 MEM_DATA<27>	AB36	DDR_DATA_27	DDR_DM_0	AJ33	MEM_DQM<0>	37
37 10 MEM_DATA<28>	AB35	DDR_DATA_28	DDR_DM_1	AH33	MEM_DQM<1>	37
37 10 MEM_DATA<29>	AC36	DDR_DATA_29	DDR_DM_2	AD33	MEM_DQM<2>	37
37 10 MEM_DATA<30>	AA32	DDR_DATA_30	DDR_DM_3	AC35	MEM_DQM<3>	37
37 10 MEM_DATA<31>	AB33	DDR_DATA_31	DDR_DM_4	T35	MEM_DQM<4>	37
37 10 MEM_DATA<32>	V36	DDR_DATA_32	DDR_DM_5	T33	MEM_DQM<5>	37
37 10 MEM_DATA<33>	U33	DDR_DATA_33	DDR_DM_6	N32	MEM_DQM<6>	37
37 10 MEM_DATA<34>	U32	DDR_DATA_34	DDR_DM_7	L33	MEM_DQM<7>	37
37 10 MEM_DATA<35>	V35	DDR_DATA_35	DDRRAS	L29	MEM_RAS L	37
37 10 MEM_DATA<36>	T30	DDR_DATA_36	DDRCAS	H32	MEM_CAS L	37
37 10 MEM_DATA<37>	U36	DDR_DATA_37	DDRWE	K30	MEM_WE L	37
37 10 MEM_DATA<38>	U35	DDR_DATA_38	DDRCKE0	AN35	MEM_CKE<0>	37
37 10 MEM_DATA<39>	T36	DDR_DATA_39	DDRCKE1	AM35	MEM_CKE<1>	37
37 10 MEM_DATA<40>	P33	DDR_DATA_40	DDRCKE2	AM36	MEM_CKE<2>	37
37 10 MEM_DATA<41>	R30	DDR_DATA_41	DDRCKE3	AL36	MEM_CKE<3>	37
37 10 MEM_DATA<42>	P35	DDR_DATA_42	DDR_SELHI_0	AB32	MEM_MUXSEL_H<0>	37
37 10 MEM_DATA<43>	P36	DDR_DATA_43	DDR_SELHI_1	AE29	MEM_MUXSEL_H<1>	37
37 10 MEM_DATA<44>	R36	DDR_DATA_44	DDR_SELLO_0	N30	MEM_MUXSEL_L<0>	37
37 10 MEM_DATA<45>	R35	DDR_DATA_45	DDR_SELLO_1	T32	MEM_MUXSEL_L<1>	37
37 10 MEM_DATA<46>	R33	DDR_DATA_46	DDR_MCLK_0_P	Y32	SYSCLK_DDRCLK_A0 UF	37
37 10 MEM_DATA<47>	R32	DDR_DATA_47	DDR_MCLK_0_N	Y33	SYSCLK_DDRCLK_A0 L UF	37
37 10 MEM_DATA<48>	N35	DDR_DATA_48	DDR_MCLK_1_P	Y35	SYSCLK_DDRCLK_A1 UF	37
37 10 MEM_DATA<49>	M36	DDR_DATA_49	DDR_MCLK_1_N	Y36	SYSCLK_DDRCLK_A1 L UF	37
37 10 MEM_DATA<50>	L35	DDR_DATA_50	DDR_MCLK_2_P	Y30	INT_DDRCLK2_P_TP	37
37 10 MEM_DATA<51>	M35	DDR_DATA_51	DDR_MCLK_2_N	W30	INT_DDRCLK2_N_TP	37
37 10 MEM_DATA<52>	M33	DDR_DATA_52	DDR_MCLK_3_P	W32	SYSCLK_DDRCLK_B0 UF	37
37 10 MEM_DATA<53>	L36	DDR_DATA_53	DDR_MCLK_3_N	W33	SYSCLK_DDRCLK_B0 L UF	37
37 10 MEM_DATA<54>	N33	DDR_DATA_54	DDR_MCLK_4_P	V32	SYSCLK_DDRCLK_B1 UF	37
37 10 MEM_DATA<55>	M30	DDR_DATA_55	DDR_MCLK_4_N	V33	SYSCLK_DDRCLK_B1 L UF	37
37 10 MEM_DATA<56>	J32	DDR_DATA_56	DDR_MCLK_5_P	W35	INT_DDRCLK5_P_TP	37
37 10 MEM_DATA<57>	J33	DDR_DATA_57	DDR_MCLK_5_N	W36	INT_DDRCLK5_N_TP	37
37 10 MEM_DATA<58>	J35	DDR_DATA_58	DDR_REF	AA22	INT MEM REF_H	37
37 10 MEM_DATA<59>	K32	DDR_DATA_59	DDR_VREF_0	Y22	INT MEM VREF	37
37 10 MEM_DATA<60>	K33	DDR_DATA_60	DDR_VREF_1	T22		37
37 10 MEM_DATA<61>	J36	DDR_DATA_61				37
37 10 MEM_DATA<62>	K36	DDR_DATA_62				37
37 10 MEM_DATA<63>	K35	DDR_DATA_63				37

MEM_VREF




CLOCKS

CS


CKE

ADDR

CNTL BA




1MB BOOT ROM



OVERVERRIDE ROM MODULE INTERCEPTS ROM CHIP SELECT

PULL-DOWN RESISTORS TO ENSURE CKE STAYS LOW AFTER INTREPID 2.5V I/O SHUTS OFF



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S1556	1	IC,BOOTROM,Q41B	U17	CRITICAL	?

INT - DDR/BOOTROM

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	SHT	OF	
NONE	9	45	



SEL = LOW; HOST = B PORT; A PORT = 100OHM TO GND
 SEL = HIGH; HOST = A PORT; B PORT = 100OHM TO GND
 MEM_MUXSEL_H<0> AND MEM_MUXSEL_L<0> ARE ACTIVE LOW
 MEM_MUXSEL_H<1> AND MEM_MUXSEL_L<1> ARE ACTIVE HIGH

ADDED 0 OHM RESISTORS IN CASE POLARITY IS WRONG




16BIT 2:1 DDR MUXES

NOTICE OF PROPRIETARY PROPERTY




THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	02
		SHT	OF
		10	45



REVERSED
SLOT "B"
CUSTOMER SLOT




DDR SODIMM CONNS


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D SCALE: NONE	DRAWING NUMBER: 051-6694 SHEET: 11 OF 45	REV.: 02
---------------------	------------------------	---	----------




AGP PULL-UPS/PULL DOWNS




NOTE: Designs using AGP slot should use 52-ohm a resistor here.

AGP I/O REFERENCE
(PLACE CLOSE TO INTREPID AGP BALLS)




SIMPLY PROVIDING REFERENCE TO CHIP BECAUSE SINGLE AGP PWR PLANE AND CLOSE PROXIMITY OF CHIPS

SERIES RESISTORS FOR BOOTROM CONTROL SIGNALS
PLACE CLOSE TO INTREPID SIDE



PCI PULL-UPS




USB2 AND CBUS REQ REMAINS ON +3V_MAIN BECAUSE THESE CHIPS ARE POWERED IN SLEEP


INTREPID AGP/PCI

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	SHT	OF	
NONE	12	45	



ENET_TXD SERIES TERMINATION



JTAG_RSTN_L	TST_TEL_H	JTG_TDO_H (I/O)	JTG_TDI_H (I/O)	TST_PLEN_H	ANALYZER_CLK	DESCRIPTION
1	X	X	X	X	X	JTAG MODE
0	0	0	0	0	(OUTPUT)	NORMAL OPERATION
0	0	0	0(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (SOFTWARE)
0	0	0	1(I)	1	SELECTED PLL OUTPUTS	VIEW PLLS (HARDWARE)
0	1	0(I)	0(I)	MEMWE	SYNC/HEX DATA BYPASS	ATPG NORMAL
0	1	0(I)	1(I)	0	X(I)	ATPG IDDQ
0	1	0(I)	1(I)	1	X(I)	TEST TRI-STATE
0	1	1(I)	0(I)	0	X(I)	FUNCTIONAL TEST WITHOUT POSTSCALAR BYPASS
0	1	1(I)	0(I)	1	X(I)	FUNCTIONAL TEST WITH POSTSCALAR BYPASS
0	1	1(I)	1(I)	X	X(I)	FUNCTIONAL TEST IDDQ


ADDR	BUS	I2C-0 (MAIN)	I2C-1 (MAIN)	I2C-2 (SLEEP)	PMU (SLEEP)
A0-WR		RAM - STANDARD	N/A	N/A	N/A
A1-RD		J20 - PG 12	N/A	N/A	N/A
A2-WR		RAM - REVERSED	N/A	N/A	N/A
A3-RD		J23 - PG 12	N/A	N/A	N/A
AC-WR		N/A	N/A	DASH MODEM	N/A
AD-RD		N/A	N/A	J9 - PG 25	N/A
AE-WR		BOOTBANG E2PROM	N/A	N/A	N/A
AF-RD		U37 - PG 23	N/A	N/A	N/A
84-WR		LMU	N/A	N/A	N/A
85-RD		U36 - PG 23	N/A	N/A	N/A
58-WR		N/A	FAN CONTROLLER	N/A	N/A
59-RD		N/A	U3 - PG 24	N/A	N/A
6A-WR		N/A	N/A	SNAPPER SOUND	N/A
6B-RD		N/A	N/A	J12 - PG 24	N/A
D0-WR		N/A	CLOCK SLEW SSCG	N/A	N/A
D1-RD		N/A	U56 - PG 15	N/A	N/A
B0-WR		N/A	MMM	N/A	N/A
B1-RD		N/A	N/A	N/A	N/A

ADDR LSB INDICATES READ ('1') OR WRITE ('0') MODES

INT - ENET/FW/UATA
EIDE/I2C

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	NONE	SHT	13 OF 45



USB POWER FAULT SIGNALS

USB PORT ASSIGNMENTS

INT - USB/GPIOS/I2S


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO MAINTAIN THE DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
359S0074	359S0086	2	U42	ALT FOR NEW SCREEN

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0004	197S0035		Y1	ALT FOR SIWARD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES, METAL FILM, 10 K OHM, 5%, 1/16W, 0402, SM	R100	NO_SSCG

HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTT_B_H
0	JTG_TDO_H



Intrepid Power

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	SHT		OF
NONE	15		45




Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. 02
	SCALE NONE	SHEET 16	OF 45



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0158	1	IC,ATI,M11-CSP128,GRPHCTRL,667BGA	U44	CRITICAL	M11_CSP128
338S0154	1	IC,ATI,M11-CSP64,GRPHCTRL,667BGA	U44	CRITICAL	M11_CSP64


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
338S0182	338S0158	M11_CSP128	U44	ALT FOR A16
338S0183	338S0154	M11_CSP64	U44	ALT FOR A16

D

C

B



A



FOR 2.5 VDDR1
MEMVMODE0=1.5V
MEMVMODE1=GND

FOR 1.8 VDDR1
MEMVMODE0=GND
MEMVMODE1=1.5V

27M OSC



M10 AGP INTERFACE

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	02
SHEET		OF	
18		45	


Page Notes

Power aliases required by this page:
(None)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)


Net Spacing Type: TMD5
Line To Line: 15 mils
Length Tolerance: 50 mils
Primary Max Sep: 10 mils
Secondary Max Sep: 100 mils
Secondary Length: 250 mils
NOTE: Target differential impedance for TMD5 data pairs is 100 ohms.

INTERNAL TMD5 TERMINATION

TERMINATION NETWORK SHOULD BE CONNECTED AS SHOWN
CMF LINE SHOULD BE ROUTED AS 4MIL SURFACE TRACE SO THAT IT MAY BE CUT BETWEEN CAPS





EXTERNAL TMD5 TERMINATION



SIL_178
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	20	45	02





VIDEO CONNECTORS

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-6694	REV. 02
	SCALE NONE	SHEET 22	OF 45

MLB - ALS SENSOR




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S056	353S0504	?	U40	ALT FOR SUPPLY PROBLEM


Keyboard LED Driver

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S008	197S0040		Y4	ALT FOR SIWARD


LMU




KEYBOARD PULLUPS




USB Trackpad Connector



SLEEP LED



LMU PULL-DOWNS




LMU/BOOTBANGER/SPIDEY

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	?	02
SCALE	NONE	SHT	23 OF 45

MMM




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
132S4733	3	CAP CER .0047UF,10%,25V,X7R,0402,SMD	C921,C923,C926	KIONIX_ACCEL
132S0072	3	CAP CER .0015UF,10%,25V,X7R,0402,SMD	C921,C923,C926	ST_ACCEL

BOM TABLE USED TO COMPENSATE DIFFERENT OUTPUT RESISTANCE




BATTERY CURRENT SENSE



NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC. DRAWING NUMBER: D-? REV. 02
 SCALE: NONE SHEET: 24 OF 45

HARD DRIVE INTERFACE (UATA100)



ANY SEQUENCING REQUIREMENT BETWEEN +5V HD_SLEEP AND +3V SLEEP?

BLUETOOTH/LEFT-SIDE USB




INTERNAL I/O CONNECTORS


NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: DRAWING NUMBER (D 051-6694), REV. (02), SCALE (NONE), SHEET (25), OF (45). Includes Apple logo and 'APPLE COMPUTER INC.' text.


WIRELESS INTERFACE




OPTICAL DRIVE INTERFACE (EIDE)



PLACE SERIES R CLOSE TO INTERPID





PLACE PULLUP RESISTORS CLOSE TO INTREPID



IOCHRDY - UATA100 REQUIRES PULL-UP TO 3.3V

EIDE SERIES TERMINATION PLACE TERMINATORS NEAR INTREPID



D

C

B


A


D

C

B

A





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
197S0608	197S0038	NEC_USB	Y5	ALT FOR SIWARD

- 40 38 25 17 12 PCI_AD<0> M5 AD0
- 40 38 25 17 12 PCI_AD<1> P5 AD1
- 40 38 25 17 12 PCI_AD<2> N5 AD2
- 40 38 25 17 12 PCI_AD<3> P4 AD3
- 40 38 25 17 12 PCI_AD<4> N4 AD4
- 40 38 25 17 12 PCI_AD<5> M3 AD5
- 40 38 25 17 12 PCI_AD<6> N3 AD6
- 40 38 25 17 12 PCI_AD<7> M1 AD7
- 40 38 25 17 12 PCI_AD<8> L2 AD8
- 40 38 25 17 12 PCI_AD<9> L1 AD9
- 40 38 25 17 12 PCI_AD<10> K2 AD10
- 40 38 25 17 12 PCI_AD<11> L3 AD11
- 40 38 25 17 12 PCI_AD<12> K1 AD12
- 40 38 25 17 12 PCI_AD<13> K3 AD13
- 40 38 25 17 12 PCI_AD<14> J2 AD14
- 40 38 25 17 12 PCI_AD<15> J1 AD15
- 40 38 25 17 12 PCI_AD<16> F2 AD16
- 40 38 25 17 12 PCI_AD<17> E3 AD17
- 40 38 25 17 12 PCI_AD<18> E1 AD18
- 40 38 25 17 12 PCI_AD<19> D3 AD19
- 40 38 25 17 12 PCI_AD<20> D1 AD20
- 40 38 25 17 12 PCI_AD<21> D2 AD21
- 40 38 25 17 12 PCI_AD<22> C2 AD22
- 40 38 25 17 12 PCI_AD<23> C1 AD23
- 40 38 25 17 12 PCI_AD<24> B4 AD24
- 40 38 25 17 12 PCI_AD<25> A4 AD25
- 40 38 25 17 12 PCI_AD<26> B5 AD26
- 40 38 25 17 12 PCI_AD<27> C4 AD27
- 40 38 25 17 12 PCI_AD<28> A5 AD28
- 40 38 25 17 12 PCI_AD<29> C5 AD29
- 40 38 25 17 12 PCI_AD<30> B6 AD30
- 40 38 25 17 12 PCI_AD<31> A6 AD31
- 40 38 25 17 12 PCI_CBE<0> M2 CBE0
- 40 38 25 17 12 PCI_CBE<1> J3 CBE1
- 40 38 25 17 12 PCI_CBE<2> F1 CBE2
- 40 38 25 17 12 PCI_CBE<3> C3 CBE3
- 40 38 25 17 12 PCI_PAR J4 PAR
- 40 38 25 17 12 PCI_FRAME L F3 FRAME
- 40 38 25 17 12 PCI_TRDY L F4 TRDY
- 40 38 25 17 12 PCI_TRDY L G1 TRDY
- 40 38 25 17 12 PCI_STOP L G3 STOP
- 40 38 25 17 12 PCI_STOP L B3 IDSEL
- 40 38 25 17 12 PCI_DEVSEL L G2 DEVSEL
- 40 38 25 17 12 USB2_PCI_REQ L C6 REQ
- 40 38 25 17 12 USB2_PCI_GNT L D6 GNT
- 40 38 25 17 12 NEC_PCI_PERR L H2 PERR
- 40 38 25 17 12 NEC_PCI_SERR L H1 SERR
- 40 38 25 17 12 NEC_PCI_INTA L C7 INTA
- 40 38 25 17 12 NEC_PCI_INTB L B7 INTB
- 40 38 25 17 12 NEC_PCI_INTC L A7 INTC
- 40 38 25 17 12 CLK33M_USB2 A8 PCLK
- 40 38 25 17 12 NEC_IO_RESET L B8 VBBRST
- 40 38 25 17 12 NEC_CRUN L N6 CRUN
- 40 38 25 17 12 NEC_PME L D9 PME
- 40 38 25 17 12 NEC_MAIN_RESET L C9 VCCRST
- 40 38 25 17 12 NEC_SMI L TP L6 SMI
- 40 38 25 17 12 LEGC L7 LEGC

INTREPID USB CONSTRAINTS

USB DAM	USB_DA	5 MIL SPACING	14
USB DAP	USB_DA	5 MIL SPACING	14
USB DCM	USB_DC	5 MIL SPACING	14
USB DCP	USB_DC	5 MIL SPACING	14
USB D1M	USB_D1	5 MIL SPACING	14 27
USB D1P	USB_D1	5 MIL SPACING	14 27
USB D2M	USB_D2	5 MIL SPACING	14
USB D2P	USB_D2	5 MIL SPACING	14

USB 2.0

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SCALE	SHT	OF	REV.
	NONE	27	45	02

Ethernet routing priority:
 1. Decoupling caps
 2. TX SERIES TERMINATION - LOCATE NEAR LINK
 3. RX SERIES TERMINATION - LOCATE NEAR PHY

All differential signals should be close, parallel, matched lengths, with minimum via count, and short if possible

Must maintain 50-ohms trace impedance on all MDI pairs and all RJ45 pairs

Sandwich each RJ54 pair between chassis grounds



$$V_{OUT} = 0.8V * (1 + R2EQV/R1)$$

$$R2EQV = R2A || R2B$$

PLACE CAPS (IN ORDER) ON PINS 1, 6, 10/15, 57/62, 67/71, 85

PLACE CAPS (IN ORDER) ON PINS 5, 21/26, 48/52, 66/72, 88, 96

PLACE CAPS (IN ORDER) ON PINS 32/35, 36/40, 45 & 78

PLACE RESISTORS CLOSE TO PHY

PLACES PHY IN "COMA" MODE WHEN ASLEEP ON BATTERY (SAVES POWER)

PUT CRYSTAL CIRCUIT CLOSE TO PHY

Y3'S LOAD CAPACITANCE IS 20PF

CONFIG DEFINITIONS	
PIN	BIT[2:0]
VDDO	111
LED_LINK10	110
LED_LINK100	101
LED_LINK1000	100
LED DUPLEX	011
LED RX	010
LED TX	001
VSS	000

CONFIG INPUTS	
PIN	BIT[2] BIT[1] BIT[0]
CONFIG<0>PHYADR[2]	PHYADR[1] PHYADR[0]
CONFIG<1>ENA_PAUSE	PHYADR[4] PHYADR[3]
CONFIG<2>ANEG[3]	ANEG[2] ANEG[1]
CONFIG<3>ANEG[0]	ENA_XC DIS 125
CONFIG<4>MODE[2]	MODE[1] MODE[0]
CONFIG<5>DIS_FC	DIS SLEEPMODE[3]
CONFIG<6>SEL_BDT	INT POL 75/50 OHM

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0703	197S0037		Y3	
197S0603	197S0037		Y3	ALT FOR SIWARD

MARVELL 88E1111

10/100/1000 ETHERNET

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE: D	DRAWING NUMBER: 051-6694	REV.: 02
	SCALE: NONE	SHEET: 28	OF: 45

PORT POWER SWITCH



ENABLES PORT POWER WHEN MACHINE IS RUNNING OR WHEN ASLEEP ON AC

STATE	PMU_POWER_UP_L	POWER_UP	DCDC_EN	AC_IN	LTC4210_ON
SHUTDOWN (AC)	1	0	0	1	OFF
SLEEP (AC)	1	0	1	1	ON
RUN (AC)	0	1	1	1	ON
SHUTDOWN (BATT)	1	0	0	0	OFF
SLEEP (BATT)	1	0	1	0	OFF
RUN (BATT)	0	1	1	0	ON
	2.99V	+3V_PMU	+4_6V_BU	+3V_PMU	(PULL-DOWN RESISTOR)

AREF NEEDS TO BE ISOLATED FROM ALL LOCAL GROUNDS PER 1394B SPEC SO WHEN A BILINGUAL DEVICE IS PLUGGED TO BETA-ONLY DEVICE, THERE'S NO DC PATH BETWEEN THEM (TO AVOID GROUND OFFSET ISSUE)


BREF SHOULD BE HARD CONNECTED TO LOGIC GROUND FOR SPEED SIGNALING AND CONNECTION DETECTION CURRENTS PER 1394B V1.33

FIREWIRE PORTS

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE	DRAWING NUMBER	REV.
NONE	D 051-6694	02
SHT	OF	
30	45	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
341S1008	1	IC,PMU,V81B	U33	

CPU VCORE HI OC/PMU AP should have a pull-down for coming out of reset. MIB will have a pull-up to +3V MAIN or +3V SLEEP, which will act as our pull-down since both are off during PMU reset.

Pin	Signal	Pin	Signal
86	P00_D0	44	CPU VCORE HI_OC
85	P01_D1	43	INT RESET L
84	KBD_Y<2>	42	MAIN_RESET_L
83	KBD_Y<3>	41	NC
82	KBD_Y<4>	40	PMU_INT_NMI
81	KBD_Y<5>	39	PMU_EPM
80	KBD_Y<6>	38	INT_PU_RESET_L
79	KBD_Y<7>	37	PMU_CPU_HRESET_L
78	PMU_NUMLOCK_LED_L	36	PMU_ACK_L
77	PMU_CAPSLOCK_LED_L	35	PMU_CLK
76	CHARGE_LED_L	34	PMU_FROM_INT
75	PMU_POWER_UP_L	33	PMU_TO_INT
74	PMU_SELECT	32	PMU_REQ_L
73	SOFT_PWR_ON_L	31	PMU_LID_CLOSED_L
72	COMM_RING_DET_L	30	PMU_RESET_BUTTON_L
71	INT_WATCHDOG_L	29	PMU_NMI_BUTTON_L
70	KBD_X<0>	28	TPAD_RXD
69	KBD_X<1>	27	TPAD_TXD
68	KBD_X<2>	26	SYSTEM_CLK_EN
67	KBD_X<3>	25	CPU_CLK_EN
66	KBD_X<4>	24	PMU_CHARGE_V
65	KBD_X<5>	23	PMU_CHRG_BATT_0
64	KBD_X<6>	22	NC (CHARGE_1)
63	KBD_X<7>	21	NC
62	KBD_X<8>	20	PMU_SLEEP_LED_L
61	KBD_X<9>	19	CPU_SMI_L
60	IO_RESET_L	18	POWER_VALID
59	KBD_COMMAND_L	17	PMU_PME_L
58	KBD_COMMAND_L	16	INT_PEND_PROC_INT
57	KBD_SHIFT_L	15	PMU_NMI_L
56	KBD_SHIFT_L	14	NC
55	KBD_OPTION_L	13	PMU_BATT0_DET_L
54	KBD_OPTION_L	12	PMU_BATT1_DET_L_PU
53	KBD_FUNCTION_L	11	NC
52	P40_A16	10	INT_PROC_SLEEP_REQ_L
51	P41_A17	9	PMU_POWERUP_OK
50	P42_A18	8	PMU_OOPS
49	P43_A19	7	NC
48	P44_CS0	6	THERM_L_OC
47	P45_CSI	5	PMU_AC_IN
46	P46_CS2	4	PMU_AC_DFT
45	P47_CS3	3	SYS_BATT_ISNS2
44	NC	2	PMU_I2C_CLK
43	NC	1	PMU_I2C_DATA
42	NC	0	PMU_SMB_CLK
41	NC	0	PMU_SMB_DATA
40	NC	0	PMU_SMB_DATA
39	NC	0	PMU_SMB_DATA
38	NC	0	PMU_SMB_DATA
37	NC	0	PMU_SMB_DATA
36	NC	0	PMU_SMB_DATA
35	NC	0	PMU_SMB_DATA
34	NC	0	PMU_SMB_DATA
33	NC	0	PMU_SMB_DATA
32	NC	0	PMU_SMB_DATA
31	NC	0	PMU_SMB_DATA
30	NC	0	PMU_SMB_DATA
29	NC	0	PMU_SMB_DATA
28	NC	0	PMU_SMB_DATA
27	NC	0	PMU_SMB_DATA
26	NC	0	PMU_SMB_DATA
25	NC	0	PMU_SMB_DATA
24	NC	0	PMU_SMB_DATA
23	NC	0	PMU_SMB_DATA
22	NC	0	PMU_SMB_DATA
21	NC	0	PMU_SMB_DATA
20	NC	0	PMU_SMB_DATA
19	NC	0	PMU_SMB_DATA
18	NC	0	PMU_SMB_DATA
17	NC	0	PMU_SMB_DATA
16	NC	0	PMU_SMB_DATA
15	NC	0	PMU_SMB_DATA
14	NC	0	PMU_SMB_DATA
13	NC	0	PMU_SMB_DATA
12	NC	0	PMU_SMB_DATA
11	NC	0	PMU_SMB_DATA
10	NC	0	PMU_SMB_DATA
9	NC	0	PMU_SMB_DATA
8	NC	0	PMU_SMB_DATA
7	NC	0	PMU_SMB_DATA
6	NC	0	PMU_SMB_DATA
5	NC	0	PMU_SMB_DATA
4	NC	0	PMU_SMB_DATA
3	NC	0	PMU_SMB_DATA
2	NC	0	PMU_SMB_DATA
1	NC	0	PMU_SMB_DATA

Q11 ADAPTER DETECTION SCHEME

CASE	ADAPTER	PIN VOLT	ID VOLT RANGE	SYSTEM STATUS
1	Q11 (65W)	2.007V-2.066V	1.65V-2.31V	RECOGNIZES AS Q11 FULL FUNCTIONS
2	A29 (45W)	2.558V-2.661V	2.31V-2.97V	RECOGNIZES AS A29 LIMITED FUNCTIONS
3	AIRLINE	0.589V-0.663V	0.33V-0.99V	FULL FUNCTIONS NO BATTERY CHARGING
4	HOOPER	3.19V-3.28V	2.97V-3.30V	RECOGNIZES AS HOOPER LIMITED FUNCTIONS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0704	197S0041		Y6	ALT CRYSTAL SIZE
197S0604	197S0041		Y6	ALT FOR SIWARD

PMU

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SCALE	DRAWING NUMBER	REV.
	NONE	D 051-6694	02
SHEET		OF	
31		45	



3.3V/5V MAIN SUPPLY



THERE'S NO 10UF INPUT CAP BECAUSE Q21 IS PLACED AT OUTPUT OF +3V_MAIN SWITCHER

DCDC_EN TRUTH TABLE

PMU_POWER_UP	SLEEP	DCDC_EN	DCDC_EN_L	State
0	0	1	0	Run
1 (2.99V)	1	1	0	Sleep
1	0	0	1	Shutdown

+3V_PMU +3V_PMU +4_6V_BU +3V_PMU VOLTAGE

- +5V_SLEEP LOADS
- OPTICAL DRIVE
 - DVI
 - TRACKPAD
 - FANS
 - FIREWIRE PHY

- +3V_SLEEP LOADS
- CPU PLL Config Control
 - INTREPID - IIC AND PCI PULL-UPS
 - MAP31 - 3V RAIL (IF USING D3COLD)
 - GRAPHIC CHIP SPREAD SPECTRUM CHIP
 - LVDS DDC PULL-UPS
 - DVI LEVEL SHIFTERS & PULL-UPS & HED
 - SOUND BOARD
 - BOOT BANGER
 - HARD DRIVE (IF USING 3V LOGIC)
 - WIRELESS (IF POWERING OFF IN SLEEP)
 - PMU - IIC Pull-ups
 - PCI PULL-UPS

3.3V/5V REGULATOR


NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-6694	02
SCALE	SHEET	OF
NONE	34	45

VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

1.175V -> 1.025V 1.30V -> 0.975V



SEL = 0; Y1=A1
SEL = 1; Y1=B1

Keep trace fat (40-100 mils) and short!!

Keep trace fat and short!!

Keep trace fat and short!!

GROUND SENSE VOLTAGE DIVIDER
This allows for an offset to the ground sense to adjust the output voltage.
 $V_{REF} = 2.0V$ WITH A 0.85 SCALE FACTOR, HENCE $V_{OFFSET} = 1.7V * (R1/(R1+R2))$ AND $V_{CORE} = V_{DAC} + V_{OFFSET}$.

NOTE: R310 (R2) NO STUFFED FOR NO OFFSET CASE

ROUTE AS DIFFERENTIAL PAIR

OUTPUT VOLTAGE

V _{DAC}	D3	D2	D1	D0
2.00	1.275	0	0	0
1.95	1.250	0	0	1
1.90	1.225	0	0	1
1.85	1.200	0	1	1
1.80	1.175	0	1	0
1.75	1.150	0	1	0
1.70	1.125	0	1	0
1.65	1.100	0	1	1
1.60	1.075	1	0	0
1.55	1.050	1	0	1
1.50	1.025	1	0	1
1.45	1.000	1	0	1
1.40	0.975	1	1	0
1.35	0.950	1	1	0
1.30	0.925	1	1	0
NO CPU	NO CPU	1	1	1

FOR V-STEP:

D<4..0>	A/B_ =	
	Hi/Fast	Lo/Slow
<= 1K PU	1	0
>= 100K PU	1	1
>= 100K PD	0	1
<= 1K PD	0	0

When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1


If all pull-ups are >=100K and all pull-downs are <=1K, V_B = V

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SCALE	DRAWING NUMBER	REV.
NONE	D 051-6694	02
SHEET	OF	
35	45	

1.5V/2.5V SWITCHER



CHANGE R424 BACK TO 10K, 1%, AND STUFF 5.11K FOR 1.5V OPERATION.
CONNECTING 1_5V_FB TO GND, FORCES 1.8V OUTPUT

1.8V SWITCHER



+1 8V MAIN LOADS

1) INTREPID PLLS

+1 8V SLEEP LOADS

1) MPC7450 - MAXBUS I/O - IF 1.8V INTERFACE
2) CPU JTAG & MaxBus Pull-ups
3) CPU PLL Config Straps
4) OPTIONAL VIDEO MEMORY (M10 PRO ONLY)

1.5V/1.8V/2.5V SUPPLIES

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	NONE	SHT	OF
		36	45

POWER NET CONSTRAINTS

Table with 5 columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include MAIN/SLEEP, ADAPTER, BATTERY CHARGER, PMU, MISC HD, TRACKPAD, HALL EFFECT, VIDEO, KB LED, FAN GND, SOUND.

Table with 5 columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include I/O AREA, INVERTER, TRACKPAD, LVDS, I/O AREA, I/O AREA.

Table with 5 columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include CPU, DDR RAM, INTREPID PLLS, REFERENCE, CARDBUS, ATI M10, SILICON, IMIAGE, 88E1111, FW, USB 2.0, INTREPID SSCG.

Table with 5 columns: GROUP, SIG_NAME, VOLTAGE, MIN_LINE_WIDTH, MIN_NECK_WIDTH. Rows include LTC1625 14V SWITCHER, LTC3707 5V SWITCHER, MAX1715 2.5V SWITCHER, MAX1715 1.5V SWITCHER, MAX1715 CONTROL, MAX1717, LTC1778, LTC3411, LTC1962 INT PLLS.

SIGNAL CONSTRAINTS - PAGE 4
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.

Apple logo, APPLE COMPUTER INC., SCALE: NONE, SHEET: 39 OF 45, REV: 02

FUNCTIONAL TEST POINTS

8	7	6	5	4	3	2	1
FUNC_TEST=YES JTAG_ASIC_TMS 13 28	FUNC_TEST=YES TMDS_CONN_CLKP 22 38	FUNC_TEST=YES TV_C 22	FUNC_TEST=YES PCI_AD<7> 9 12 17 25 27 38	FUNC_TEST=YES PCI_PAR 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS0_L 25 38	FUNC_TEST=YES +5V_INV_SW 22 39	FUNC_TEST=YES +5V_INV_SW 22 39
FUNC_TEST=YES JTAG_ASIC_TDI 28	FUNC_TEST=YES VGA_R 22	FUNC_TEST=YES TV_Y 22	FUNC_TEST=YES PCI_AD<8> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<0> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_CS1_L 25 38	FUNC_TEST=YES KBD_Y<0> 31	FUNC_TEST=YES LEFT_USB_DM 25 27 38
FUNC_TEST=YES JTAG_ASIC_TDO 13 14	FUNC_TEST=YES VGA_G 22	FUNC_TEST=YES TV_COMP 22	FUNC_TEST=YES PCI_AD<9> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<1> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RST_L 25 38	FUNC_TEST=YES KBD_Y<1> 31	FUNC_TEST=YES LEFT_USB_DP 25 27 38
FUNC_TEST=YES JTAG_ASIC_TCK 13 28	FUNC_TEST=YES VGA_B 22	FUNC_TEST=YES SND_TO_AUDIO 14 26	FUNC_TEST=YES PCI_AD<10> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<2> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_WR_L 25 38	FUNC_TEST=YES FW_TP01P 30 38	FUNC_TEST=YES RIGHT_USB_DM 27 33 38
FUNC_TEST=YES JTAG_ASIC_TRST_L 13 28	FUNC_TEST=YES VGA_VSYNC 22	FUNC_TEST=YES SND_SYNC 14 26	FUNC_TEST=YES PCI_AD<11> 9 12 17 25 27 38	FUNC_TEST=YES PCI_CBE<3> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_IOCHRDRY 25 38	FUNC_TEST=YES FW_TP01N 30 38	FUNC_TEST=YES RIGHT_USB_DP 27 33 38
FUNC_TEST=YES CPU_CHKSTP_OUT_L 5	FUNC_TEST=YES VGA_HSYNC 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<12> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_REQ_L 12 25	FUNC_TEST=YES EIDE_OPTICAL_INT 25 38	FUNC_TEST=YES KBD_Y<3> 31	FUNC_TEST=YES FW_TPI1P 30 38
FUNC_TEST=YES CPU_SRESET_L 5	FUNC_TEST=YES DVI_DDC_CLK_UF 22	FUNC_TEST=YES SND_CLKOUT 14 26 37	FUNC_TEST=YES PCI_AD<13> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_GNT_L 12 25	FUNC_TEST=YES TPAD_F_TXD	FUNC_TEST=YES KBD_Y<4> 31	FUNC_TEST=YES FW_TPI1N 30 38
FUNC_TEST=YES CPU_HRESET_L 5 6 7	FUNC_TEST=YES DVI_DDC_DATA_UF 22	FUNC_TEST=YES INT_AUDIO_TO_SND 14 26	FUNC_TEST=YES PCI_AD<14> 9 12 17 25 27 38	FUNC_TEST=YES AIRPORT_PCI_INT_L 14 25	FUNC_TEST=YES TPAD_F_RXD	FUNC_TEST=YES KBD_Y<6> 31	FUNC_TEST=YES ADAPTER_DET 31 32
FUNC_TEST=YES JTAG_CPU_TMS 5 6 23	FUNC_TEST=YES DVI_HPD_UF 22	FUNC_TEST=YES SND_SCLK 14 26 37	FUNC_TEST=YES PCI_AD<15> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<0> 25 38	FUNC_TEST=YES LID_CLOSED_L 23	FUNC_TEST=YES KBD_Y<7> 31	FUNC_TEST=YES SUTRO_ALS_GAIN_SW 23 25
FUNC_TEST=YES JTAG_CPU_TDI 5 6 23	FUNC_TEST=YES LVDS_L0N 19 22 38	FUNC_TEST=YES SND_HW_RESET_L 14 26	FUNC_TEST=YES PCI_AD<16> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<1> 25 38	FUNC_TEST=YES COMM_RESET_L 14 26	FUNC_TEST=YES KBD_NUMLOCK_LED	FUNC_TEST=YES SUTRO_ALS_OUT 23 25
FUNC_TEST=YES JTAG_CPU_TDO_TP 5	FUNC_TEST=YES LVDS_L0P 19 22 38	FUNC_TEST=YES SND_HP_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<17> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<2> 25 38	FUNC_TEST=YES COMM_SHUTDOWN 14 26	FUNC_TEST=YES +BATT_POS 32 39	FUNC_TEST=YES KBD_LED1_OUT
FUNC_TEST=YES JTAG_CPU_TCK 5 6	FUNC_TEST=YES LVDS_L1N 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<18> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<3> 25 38	FUNC_TEST=YES COMM_RING_DET_L 14 26 31	FUNC_TEST=YES BATT_CLK 32	FUNC_TEST=YES KBD_LED2_OUT
FUNC_TEST=YES JTAG_CPU_TRST_L 5 6 23 40	FUNC_TEST=YES LVDS_L1P 19 22 38	FUNC_TEST=YES SND_LIN_SENSE_L 14 26	FUNC_TEST=YES PCI_AD<19> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<4> 25 38	FUNC_TEST=YES BATT_DATA 32	FUNC_TEST=YES BATT_NEG 32 39	FUNC_TEST=YES COMM_TXD_L 14 26
	FUNC_TEST=YES LVDS_L2N 19 22 38	FUNC_TEST=YES INT_I2C_DATA2 14 26	FUNC_TEST=YES PCI_AD<20> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<5> 25 38	FUNC_TEST=YES +5V_TPAD_SLEEP	FUNC_TEST=YES PMU_BATT_DET_L 31 32	FUNC_TEST=YES COMM_TRXC 14 26
	FUNC_TEST=YES LVDS_L2P 19 22 38	FUNC_TEST=YES INT_I2C_CLK2 14 26	FUNC_TEST=YES PCI_AD<21> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<6> 25 38	FUNC_TEST=YES +3V_HALL_EFFECT 23 39	FUNC_TEST=YES FANR_DET_L 26 39	FUNC_TEST=YES COMM_GPIO_L 14 26
	FUNC_TEST=YES CLKLVDS_LN 19 22 38	FUNC_TEST=YES CHGND4 39	FUNC_TEST=YES PCI_AD<22> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<7> 25 38	FUNC_TEST=YES KBD_CAPSLOCK_LED	FUNC_TEST=YES FANR_GND 26 39	FUNC_TEST=YES COMM_DTR_L 14 26
	FUNC_TEST=YES CLKLVDS_LP 19 22 38	FUNC_TEST=YES SLEEP_LED	FUNC_TEST=YES PCI_AD<23> 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<8> 25 38	FUNC_TEST=YES KBD_FUNCTION_L 23 31	FUNC_TEST=YES FANL_GND 26 39	FUNC_TEST=YES COMM_RTS_L 14 26
FUNC_TEST=YES INT_I2C_CLK0 6 11 13 23	FUNC_TEST=YES LVDS_U0N 19 22 38		FUNC_TEST=YES PCI_AD<24> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<9> 25 38	FUNC_TEST=YES KBD_CONTROL_L 23 31	FUNC_TEST=YES FANL_TACH 26	FUNC_TEST=YES COMM_RXD 14 26
FUNC_TEST=YES INT_I2C_DATA0 6 11 13 23	FUNC_TEST=YES LVDS_U0P 19 22 38		FUNC_TEST=YES PCI_AD<25> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<10> 25 38	FUNC_TEST=YES +PBATT_ISSUE_N 24	FUNC_TEST=YES FANR_PWM 26	FUNC_TEST=YES PMU_KB_RESET_L
FUNC_TEST=YES INT_I2C_CLK1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1N 19 22 38	FUNC_TEST=YES BT_USB_DM 14 25 38	FUNC_TEST=YES PCI_AD<26> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<11> 25 38	FUNC_TEST=YES KBD_OPTION_L 23 31	FUNC_TEST=YES RJ45_DP<0> 28 38	FUNC_TEST=YES PWR_BUTTON_N 23 26
FUNC_TEST=YES INT_I2C_DATA1 13 14 23 24 26	FUNC_TEST=YES LVDS_U1P 19 22 38	FUNC_TEST=YES MODEM_USB_DM 14 26 38	FUNC_TEST=YES PCI_AD<27> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<12> 25 38	FUNC_TEST=YES KBD_SHIFT_L 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES PWR_BUTTON_P 23 26
FUNC_TEST=YES CBUS_DET_1_L 17	FUNC_TEST=YES LVDS_U2N 19 22 38	FUNC_TEST=YES MODEM_USB_DP 14 26 38	FUNC_TEST=YES PCI_AD<28> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<13> 25 38	FUNC_TEST=YES KBD_X<0> 23 31	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES ROM_OE_L 9 12 25
FUNC_TEST=YES CBUS_DET_2_L 17	FUNC_TEST=YES LVDS_U2P 19 22 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<29> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<14> 25 38	FUNC_TEST=YES KBD_X<1> 23 31	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES INT_MOD_DTI 14 26
FUNC_TEST=YES TMDS_DN<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UN 19 22 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<30> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DATA<15> 25 38	FUNC_TEST=YES KBD_X<3> 23 31	FUNC_TEST=YES RJ45_DP<1> 28 38	FUNC_TEST=YES +24V_PBUS 39
FUNC_TEST=YES TMDS_DF<0> 20 22 38	FUNC_TEST=YES CLKLVDS_UP 19 22 38	FUNC_TEST=YES PCI_AD<31> 9 12 17 25 27 38	FUNC_TEST=YES PCI_AD<31> 9 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMA_RQ 25 38	FUNC_TEST=YES MMM_ACC_SELFTEST 24	FUNC_TEST=YES RJ45_DP<2> 28 38	FUNC_TEST=YES GPU_VCORE 18 19 39
FUNC_TEST=YES TMDS_DN<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_CLK 19 22	FUNC_TEST=YES PCI_AD<32> 9 12 17 25 27 38	FUNC_TEST=YES PCI_FRAME_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_RD_L 25 38	FUNC_TEST=YES MMM_ACC_X_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES CPU_VCORE_SLEEP 5 6 35 39
FUNC_TEST=YES TMDS_DP<1> 20 22 38	FUNC_TEST=YES LVDS_DDC_DATA 19 22	FUNC_TEST=YES PCI_AD<33> 9 12 17 25 27 38	FUNC_TEST=YES PCI_TRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_DMAACK_L 25 38	FUNC_TEST=YES MMM_ACC_Y_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_BITCLK 14 26
FUNC_TEST=YES TMDS_DN<2> 20 22 38	FUNC_TEST=YES BRIGHT_PWM 22	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES PCI_IRDY_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<0> 25 38	FUNC_TEST=YES MMM_ACC_Z_AXIS 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES MOD_CLKOUT 14 26
FUNC_TEST=YES TMDS_DF<2> 20 22 38	FUNC_TEST=YES TV_GND1 22 39	FUNC_TEST=YES PCI_AD<5> 9 12 17 25 27 38	FUNC_TEST=YES PCI_DEVSEL_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<1> 25 38	FUNC_TEST=YES VCORE_SELPTST 24	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES VCORE_FB 35 39
FUNC_TEST=YES TMDS_CONN_CLKN 22 38	FUNC_TEST=YES TV_GND2 22 39	FUNC_TEST=YES PCI_AD<6> 9 12 17 25 27 38	FUNC_TEST=YES PCI_STOP_L 12 17 25 27 38	FUNC_TEST=YES EIDE_OPTICAL_ADDR<2> 25 38	FUNC_TEST=NO KBD_X<8> 23 31	FUNC_TEST=YES RJ45_DP<3> 28 38	FUNC_TEST=YES VCORE_MUX_EN 35
				FUNC_TEST=YES SND_AMP_MUTE 26	FUNC_TEST=YES SRCLK_TP 27	FUNC_TEST=YES VCORE_VID1	FUNC_TEST=YES VCORE_VID1
				FUNC_TEST=YES SND_HP_MUTE_INV	FUNC_TEST=YES SRMOD_TP 27	FUNC_TEST=YES VCORE_VID2	FUNC_TEST=YES VCORE_VID2
					FUNC_TEST=YES TEB_TP 27	FUNC_TEST=YES VCORE_VID3	FUNC_TEST=YES VCORE_VID3
					FUNC_TEST=YES TEST_TP 27	FUNC_TEST=YES VCORE_VID4	FUNC_TEST=YES VCORE_VID4

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	DRAWING NUMBER	REV.
	D 051-6694	02
SCALE	SHT	OF
NONE	40	45

REVISION HISTORY

12/11/03

- 1) IMPORTED Q41 PRODUCTION RELEASE SCHEMATIC
- 2) CHANGED CPU (U43) TO A7PM
- 3) CHANGED PLL CONFIG STUFFING FOR NEW CPU
- 4) CHANGED U44 TO 812854 SYMBOL
- 5) ADDED CPU_AVDD_LDO (U6)
- 6) ADDED R284 AND R604 TO ADD OPTION FOR PD_L OF U42 (CLOCK CHIP) TO BE DRIVEN BY JTAG_ASIC_TDO FROM INTREPID
- 7) ADDED R608 TO DISCONNECT INT_GP100 FROM OC_FSEL
- 8) CHANGED JTAG_ASIC_TDO TP TO JTAG_ASIC_TDO AND MOVED IT TO INTREPID'S TDO
- 9) CHANGED JTAG_ASIC_TDI TO CONNECT TO ETHERNET PHY'S TDI

12/15/03

- 10) CHANGED PIN 4 (DCDC_EN) ON J11 TO NEC_RIGHT_USBOVERCURRENT
- 11) CHANGED PIN 11 OF J11 TO NC

12/16/03

- 12) ADDED R633 AS PULLUP ON JTAG_ASIC_TDI
- 13) CHANGED CPU_TEMP_DM TO CPU_THERM_DM
- 14) CHANGED GPU_TEMP_DP TO GPU_THERM_DP
- 15) CHANGED GPU_THERM_DP TO GPU_THERM_DP_TP
- 16) CHANGED GPU_TEMP_DM TO GPU_THERM_DM_TP
- 19) FIXED MISSED CONNECTION WITH MAXBUS_SLEEP TO CPU

12/17/03

- 18) CHANGED R657 (EXTEND SWDN POL BOOT STRAP) TO NO STUFF AND REMOVED NO STUFF FROM R153
- 19) UPDATE DIFF NET SPACING TYPE PROPERTY ON POWER SUPPLY SENSE AND THERMAL DIODE DIFF PAIRS
- 20) CHANGED FIREWIRE OSCILLATOR (G1) TO NEW PREFERRED SUNNY PART

12/18/03

- 21) CHANGED MAX VIA COUNT ON ALL AGP STB NETS TO 5 TO CLEAR DRCS

** RELEASED FOR EVT **

2/10/04

- 22) REMOVED XW11 - JUMPER ON 1.8V SWITCHER OUTPUT
- 23) CHANGED R657 TO STUFFE AND R153 TO NO STUFF
- 24) CHANGED CPU PLL CONFIG TO 9X HIGH AND 5X LOW

** RELEASED FOR DVT **

3/24/04

- 25) REMOVED ALTERNATE BOM OPTION FROM ALTERNATE ETHERNET CRYSTALS

3/29/04

- 26) ADDED ALTERNATE FOR Q41A REV 1.1.1 CPU (U43)
- 27) ADDED ALTERNATES FOR 129M AND 64M A16 M1'S
- 28) CHANGED TMS SERIES RPAKS TO 0 OHMS (RP57,RP27,RP32,RP28)
- 29) ADDED ALTERNATE FOR ALS OP-AMP (U40)

** RELEASED TO REV A **

- 30) CHANGED TMS TERMINATION R,C AND LS TO PRODUCTION VALUES

** RELEASED TO REV A UNDER NEW PART NUMBER **

09/17/2004

- 1) GPU_DVOD<0..12> NETNAME CHANGE TO GPU_DVOD<0..23>
- 2) D8 FROM 1N5227B CHANGE TO BZX84C2V7LT1
- 3) R751 VALUE FROM 10K OHM CHANGE TO 604 OHM
- 4) ADD C935 (0.1UF)
- 5) ADD R867 (0 OHM) FOR IPOD ACTION
- 6) PMU_PIN74 NETNAME FROM NC TO PMU_SELECT
- 7) ADD R868 (10K OHM; NO_STUFF) PULL UP TO +3V_PMU
- 8) ADD R869 (10K OHM) PULL DOWN TO GND
- 9) PMU_PIN 91 NETNAME FROM NC TO SYS_BATT_ISNS2
- 10) ADD R870 (0 OHM) SYS_BATT_ISNS2 LINK TO SYS_BATT_ISNS
- 11) ADD U51 (INA138)
- 12) ADD R852 (0.010 OHM), R853 (150K OHM) AND R857 (49.9 OHM)
- 13) ADD C917 (0.1UF) AND C925 (10UF)
- 14) ADD DESCRIPTION FOR MMM_I2C_BUS
- 15) MMM_I2C_BUS LINK TO INTREPID:INT_I2C_CLK1 AND INT_I2C_DATA1
- 16) CHANGE NETNAME FROM INT_EXTINT11_PU TO MMM_FFIRQ_L
- 17) CHANGE NETNAME FROM INT_EXTINT12_PU TO MMM_SIRQ_L
- 18) ADD R863 (10K OHM) AND R864 (10K OHM) FOR MMM_FFIRQ_L & MMM_SIRQ_L PULL UP TO +3V_MAIN
- 19) ADD U53 (16F818) AND U5 (KXM52)
- 20) ADD R845 (0 OHM), R846 (0 OHM; NO_STUFF), R847 (10K OHM; NO_STUFF), R848 (10K OHM; NO_STUFF)
- 21) ADD R849 (10K OHM), R850 (10K OHM; NO_STUFF), R851 (0 OHM), R854 (10K OHM), R856 (10K OHM),
- 22) ADD R860 (0 OHM), R858 (0 OHM), R859 (0 OHM), R855 (10K OHM), R861 (10K OHM), R862 (10K OHM; NO_STUFF)
- 23) ADD C936 (0.1UF), C918 (0.1UF), C919 (0.1UF), C921 (0.0047UF), C923 (0.0047UF), C926 (0.0047UF), C927 (0.1UF)
- 24) DEL RP44 (100K OHM) AND ADD R874 (100K OHM), R875 (100K OHM) AND R873 (100K OHM)
- 25) ADD R872 (10K OHM) FOR AUDIO_LO_MUTE_L
- 26) ADD R871 (100 OHM) AND SUPERCAP C937 (N20P80; 5.5V; ELEC; 0.33F)
- 27) J21_PIN12 NETNAME FROM NC CHANGE TO THERM_L_OC
- 28) J21_PIN10 NETNAME FROM NC CHANGE TO INT_I2C_DATA1
- 29) J21_PIN11 NETNAME FROM NC CHANGE TO INT_I2C_CLK1
- 30) C592 VALUE FROM 0.001UF CHANGE TO 0.01UF (208, 50V, 0603)
- 31) U59 FROM MP1518DJ CHANGE TO MM3120
- 32) L11 CHANGE TO 152S0235 (22UH; 3.8*3.8*1.5MM)
- 33) DEL D31
- 34) R202 VALUE FROM 5.23 OHM CHANGE TO 25.5 OHM
- 35) C79 VALUE FROM 2.2UF CHANGE TO 1UF
- 36) ADD Q70 (SI3443), Q34 (2N7002)
- 37) ADD R866 (100K OHM), R865 (4.7 OHM), C929 (0.022UF)

09/20/2004

- 1) ADD R877 (10K OHM)
- 2) ADD R876 (470K OHM; NO_STUFF)

09/21/2004

- 1) ADD R878 AND R879 (0 OHM; NO_STUFF) [ADD A 0-OHM RESISTOR TO BY-PASS THE N-FET ON EACH FAN]

09/22/2004

- 1) R822 (680 OHM CHANGE TO 510 OHM) AND R826 (680 OHM CHANGE TO 510 OHM)

09/23/2004

- 1) ADD NC NETNAME AT U59_PIN6 AND PIN9
- 2) CHANGE R465 CAP SIZE FROM 0603 TO 0805
- 3) BOM OPTION FROM NO_STUFF CHANGE TO SUPERCAP

09/24/2004

- 1) CHANGE R465 FROM MF 1/16W TO FF 1/10W
- 2) ADD R880 AND R871 (0 OHM; BOM_OPTION; FOR SUPERCAP AND BACKUP BATTERY SWITCH)
- 3) ADD U60 (LIS3L02AQ; ST SENSOR)
- 4) ADD R881 (10K OHM), R882 (10K OHM), R883 (10K OHM)
- 5) ADD C937 (0.1UF, 10V, 20%, 0402)
- 6) ADD BOM_OPTION (KIONIX_ACCEL AND ST_ACCEL)

10/04/2004

- 1) CHANGE TEST POINT FUNC_TEST=NO FOR FUNC_TP_WRONG_SIDE.LOG
- 2) ADD NO_TEST=YES FOR NOTP.LOG(MMM_PIC_AN2_PD, MMM_PIC_AN3_PU)

10/05/2004

- 1) ADD R850 (0 OHM)

QUANTA EE, PLEASE ADD SCHEMATIC UPDATE DETAILS HERE.

10/15/2004

- 1) REPLACE BOOT BANGER EEPROM U32 WITH 32KX M24256B FUNC_TP_WRONG_SIDE.LOG

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6694	02
SCALE	SHT	OF	
NONE	41	45	

Table with 8 columns and 100 rows, containing a cross-reference of component designations. The table is organized into a grid with columns 1-8 and rows A-D. A large watermark 'www.vinafix.vn' is centered at the bottom of the page.

	8	7	6	5	4	3	2	1
D	R310 RES 24 R311 RES 19 R312 RES 35 R313 RES 35 R314 RES 35 R315 RES 35 R316 RES 19 R317 RES 22 R318 RES 28 R319 RES 28 R320 RES 22 R321 RES 35 R322 RES 35 R323 RES 35 R324 RES 35 R325 RES 35 R326 RES 35 R327 RES 35 R328 RES 35 R329 RES 35 R330 RES 35 R331 RES 35 R332 RES 19 R333 RES 28 R334 RES 28 R335 RES 28 R336 RES 35 R337 RES 35 R338 RES 9 R339 RES 19 R340 RES 19 R341 RES 19 R342 RES 28 R343 RES 28 R344 RES 28 R345 RES 28 R346 RES 28 R347 RES 28 R348 RES 17 R349 RES 35 R350 RES 14 R351 RES 19 R352 RES 28 R353 RES 28 R354 RES 28 R355 RES 28 R356 RES 35 R357 RES 9 R358 RES 32 R359 RES 33 R360 RES 33 R361 RES 28 R362 RES 28 R363 RES 32 R364 RES 32 R365 RES 32 R366 RES 34 R367 RES 34 R368 RES 34 R369 RES 34 R370 RES 28 R371 RES 28 R372 RES 28 R373 RES 17 R374 RES 28 R375 RES 35 R376 RES 35 R377 RES 34 R378 RES 34 R379 RES 33 R380 RES 28 R381 RES 28 R382 RES 28 R383 RES 32 R384 RES 35 R385 RES 35 R386 RES 9 R387 RES 9 R388 RES 19 R389 RES 19 R390 RES 19 R391 RES 22 R392 RES 32 R393 RES 28 R394 RES 32 R395 RES 32 R396 RES 32 R397 RES 35 R398 RES 35 R399 RES 15 R400 RES 22 R401 RES 33 R402 RES 33 R403 RES 28 R404 RES 28 R405 RES 26 R406 RES 28 R407 RES 29 R408 RES 35 R409 RES 9 R410 RES 19 R411 RES 25 R412 RES 33 R413 RES 28 R414 RES 32 R415 RES 31 R416 RES 19 R417 RES 36 R418 RES 36 R419 RES 36 R420 RES 36 R421 RES 36 R422 RES 36 R423 RES 36 R424 RES 36 R425 RES 36 R426 RES 33 R427 RES 28 R428 RES 28 R429 RES 35 R430 RES 19 R431 RES 34 R432 RES 33 R433 RES 33 R434 RES 35 R435 RES 28 R436 RES 35 R437 RES 29 R438 RES 28 R439 RES 9 R440 RES 11 R441 RES 25 R442 RES 25 R443 RES 33 R444 RES 29 R445 RES 29 R446 RES 29 R447 RES 35 R448 RES 35 R449 RES 11 R450 RES 36 R451 RES 19 R452 RES 25 R453 RES 32 R454 RES 32 R455 RES 36 R456 RES 14 R457 RES 34 R458 RES 25 R459 RES 32 R460 RES 36 R461 RES 36 R462 RES 14 R463 RES 34 R464 RES 29 R465 RES 28 R466 RES 32 R467 RES 34 R468 RES 14 R469 RES 29 R470 RES 14 R471 RES 21 R472 RES 14 R473 RES 19 R474 RES 14 R475 RES 14 R476 RES 14 R477 RES 34	R470 RES 29 R471 RES 36 R472 RES 36 R473 RES 34 R474 RES 34 R475 RES 33 R476 RES 19 R477 RES 29 R478 RES 29 R479 RES 29 R480 RES 32 R481 RES 32 R482 RES 31 R483 RES 31 R484 RES 36 R485 RES 29 R486 RES 29 R487 RES 28 R488 RES 32 R489 RES 32 R490 RES 32 R491 RES 31 R492 RES 31 R493 RES 36 R494 RES 29 R495 RES 29 R496 RES 29 R497 RES 32 R498 RES 32 R499 RES 32 R500 RES 9 R501 RES 31 R502 RES 31 R503 RES 31 R504 RES 31 R505 RES 31 R506 RES 34 R507 RES 34 R508 RES 19 R509 RES 29 R510 RES 29 R511 RES 28 R512 RES 32 R513 RES 31 R514 RES 34 R515 RES 34 R516 RES 17 R517 RES 31 R518 RES 31 R519 RES 34 R520 RES 34 R521 RES 33 R522 RES 28 R523 RES 34 R524 RES 29 R525 RES 9 R526 RES 32 R527 RES 26 R528 RES 34 R529 RES 34 R530 RES 14 R531 RES 27 R532 RES 6 R533 RES 6 R534 RES 26 R535 RES 31 R536 RES 31 R537 RES 26 R538 RES 34 R539 RES 34 R540 RES 27 R541 RES 33 R542 RES 28 R543 RES 32 R544 RES 31 R545 RES 27 R546 RES 29 R547 RES 29 R548 RES 26 R549 RES 32 R550 RES 23 R551 RES 27 R552 RES 26 R553 RES 26 R554 RES 9 R555 RES 29 R556 RES 29 R557 RES 29 R558 RES 32 R559 RES 32 R560 RES 32 R561 RES 32 R562 RES 31 R563 RES 32 R564 RES 29 R565 RES 32 R566 RES 32 R567 RES 32 R568 RES 23 R569 RES 33 R570 RES 32 R571 RES 32 R572 RES 31 R573 RES 31 R574 RES 29 R575 RES 29 R576 RES 29 R577 RES 9 R578 RES 32 R579 RES 32 R580 RES 32 R581 RES 26 R582 RES 26 R583 RES 31 R584 RES 31 R585 RES 31 R586 RES 27 R587 RES 19 R588 RES 32 R589 RES 36 R590 RES 27 R591 RES 27 R592 RES 31 R593 RES 31 R594 RES 31 R595 RES 31 R596 RES 31 R597 RES 31 R598 RES 19 R599 RES 32 R600 RES 27 R601 RES 25 R602 RES 25 R603 RES 29 R604 RES 14 R605 RES 23 R606 RES 23 R607 RES 36 R608 RES 14 R609 RES 14 R610 RES 36 R611 RES 36 R612 RES 36 R613 RES 25 R614 RES 14 R615 RES 29 R616 RES 36 R617 RES 23 R618 RES 36 R619 RES 31 R620 RES 31 R621 RES 30 R622 RES 14 R623 RES 26 R624 RES 14 R625 RES 14 R626 RES 13 R627 RES 36 R628 RES 26 R629 RES 13 R630 RES 14 R631 RES 14 R632 RES 14 R633 RES 14 R634 RES 28 R635 RES 14 R636 RES 21 R637 RES 14 R638 RES 19 R639 RES 8 R640 RES 8 R641 RES 8 R642 RES 8 R643 RES 8 R644 RES 8 R645 RES 8	R646 RES 8 R647 RES 8 R648 RES 20 R649 RES 20 R650 RES 22 R651 RES 8 R652 RES 8 R653 RES 8 R654 RES 8 R655 RES 22 R656 RES 14 R657 RES 8 R658 RES 8 R659 RES 8 R660 RES 8 R661 RES 22 R662 RES 22 R663 RES 22 R664 RES 8 R665 RES 8 R666 RES 8 R667 RES 8 R668 RES 8 R669 RES 8 R670 RES 22 R671 RES 22 R672 RES 36 R673 RES 8 R674 RES 8 R675 RES 8 R676 RES 8 R677 RES 8 R678 RES 28 R679 RES 26 R680 RES 22 R681 RES 22 R682 RES 14 R683 RES 8 R684 RES 8 R685 RES 8 R686 RES 22 R687 RES 22 R688 RES 22 R689 RES 26 R690 RES 22 R691 RES 22 R692 RES 26 R693 RES 5 R694 RES 22 R695 RES 22 R696 RES 22 R697 RES 34 R698 RES 14 R699 RES 14 R700 RES 22 R701 RES 14 R702 RES 5 R703 RES 22 R704 RES 22 R705 RES 22 R706 RES 22 R707 RES 14 R708 RES 14 R709 RES 36 R710 RES 28 R711 RES 19 R712 RES 36 R713 RES 26 R714 RES 20 R715 RES 36 R716 RES 26 R717 RES 26 R718 RES 26 R719 RES 26 R720 RES 14 R721 RES 21 R722 RES 21 R723 RES 26 R724 RES 26 R725 RES 26 R726 RES 26 R727 RES 36 R728 RES 21 R729 RES 21 R730 RES 25 R731 RES 35 R732 RES 28 R733 RES 32 R734 RES 28 R735 RES 28 R736 RES 30 R737 RES 30 R738 RES 32 R739 RES 32 R740 RES 29 R741 RES 30 R742 RES 30 R743 RES 30 R744 RES 32 R745 RES 32 R746 RES 32 R747 RES 32 R748 RES 32 R749 RES 32 R750 RES 17 R751 RES 30 R752 RES 30 R753 RES 17 R754 RES 17 R755 RES 32 R756 RES 17 R757 RES 17 R758 RES 29 R759 RES 29 R760 RES 29 R761 RES 29 R762 RES 17 R763 RES 32 R764 RES 17 R765 RES 20 R766 RES 17 R767 RES 17 R768 RES 31 R769 RES 31 R770 RES 14 R771 RES 23 R772 RES 23 R773 RES 23 R774 RES 32 R775 RES 29 R776 RES 23 R777 RES 23 R778 RES 31 R779 RES 30 R780 RES 14 R781 RES 29 R782 RES 31 R783 RES 27 R784 RES 27 R785 RES 31 R786 RES 31 R787 RES 31 R788 RES 31 R789 RES 27 R790 RES 27 R791 RES 27 R792 RES 27 R793 RES 27 R794 RES 27 R795 RES 27 R796 RES 27 R797 RES 36 R798 RES 36 R799 RES 36 R800 RES 36 R801 RES 36 R802 RES 36 R803 RES 36 R804 RES 19 R805 RES 35 R806 RES 35 R807 RES 35 R808 RES 35 R809 RES 35 R810 RES 35 R811 RES 26 R812 RES 26 R813 RES 26	R814 RES 20 R815 RES 20 R816 RES 20 R817 RES 20 R818 RES 20 R819 RES 14 R820 RES 8 R821 RES 20 R822 RES 20 R823 RES 22 R824 RES 14 R825 RES 14 R826 RES 8 R827 RES 20 R828 RES 20 R829 RES 22 R830 RES 20 R831 RES 20 R832 RES 8 R833 RES 20 R834 RES 20 R835 RES 20 R836 RES 20 R837 RES 20 R838 RES 22 R839 RES 20 R840 RES 20 R841 RES 8 R842 RES 20 R843 RES 31 R844 RES 31 R845 RES 24 R846 RES 24 R847 RES 24 R848 RES 24 R849 RES 24 R850 RES 23 R851 RES 24 R852 RES 24 R853 RES 24 R854 RES 24 R855 RES 24 R856 RES 24 R857 RES 24 R858 RES 24 R859 RES 24 R860 RES 24 R861 RES 24 R862 RES 24 R863 RES 14 R864 RES 24 R865 RES 24 R866 RES 23 R867 RES 14 R868 RES 31 R869 RES 14 R870 RES 22 R871 RES 22 R872 RES 26 R873 RES 26 R874 RES 26 R875 RES 26 R876 RES 26 R877 RES 26 R878 RES 26 R879 RES 26 R880 RES 33 R881 RES 24 R882 RES 6 R883 RES 24 R884 RES 6 R885 RES 6 R886 RES 6 R887 RES 30 R888 RES 30 R889 RES 30 R890 RES 30 R891 RES 30 R892 RES 30 R893 RES 26 R894 RES 30 R895 RES 14 R896 RES 14 R897 RES 14 R901 RES 14 R902 RES 25 R903 RES 25 R904 RES 25 R905 RES 25 R906 RES 25 R907 RES 14 R908 RES 14 R909 RES 25 R910 RES 25 R911 RES 13 R912 RES 13 R913 RES 25 R914 RES 13 R915 RES 13 R916 RES 13 R917 RES 12 R918 RES 12 R919 RES 12 R920 RES 12 R921 RES 8 R922 RES 12 R923 RES 8 R924 RES 8 R925 RES 8 R926 RES 8 R927 RES 8 R928 RES 8 R929 RES 8 R930 RES 8 R931 RES 8 R932 RES 8 R933 RES 8 R934 RES 8 R935 RES 8 R936 RES 8 R937 RES 8 R938 RES 8 R939 RES 8 R940 RES 8 R941 RES 8 R942 RES 8 R943 RES 8 R944 RES 8 R945 RES 8 R946 RES 8 R947 RES 8 R948 RES 8 R949 RES 8 R950 RES 8 R951 RES 8 R952 RES 8 R953 RES 8 R954 RES 8 R955 RES 8 R956 RES 8 R957 RES 8 R958 RES 8 R959 RES 8 R960 RES 8 R961 RES 8 R962 RES 8 R963 RES 8 R964 RES 8 R965 RES 8 R966 RES 8 R967 RES 8 R968 RES 8 R969 RES 8 R970 RES 8 R971 RES 8 R972 RES 8 R973 RES 8 R974 RES 8 R975 RES 8 R976 RES 8 R977 RES 8 R978 RES 8 R979 RES 8 R980 RES 8 R981 RES 8 R982 RES 8 R983 RES 8 R984 RES 8 R985 RES 8 R986 RES 8 R987 RES 8 R988 RES 8 R989 RES 8 R990 RES 8 R991 RES 8 R992 RES 8 R993 RES 8 R994 RES 8 R995 RES 8 R996 RES 8 R997 RES 8 R998 RES 8 R999 RES 8 R1000 RES 8	U19 PWR_CTRL_TPS2211 17 U20 MAX1717 30 U21 COMPANATOR_LMC7211 33 U22 MAX1715 36 U23 AMP_MAX4172 32 U24 7412 22 U25 VREG_L2951 33 U26 PCII5100GU 17 U27 COMPANATOR_LMC7211 31 U28 LNC7107 34 U29 TS881BA3A 29 U30 VREG_L2951 33 U31 MAX1712 32 U32 EEPROM_24C02_M242568 6 U33 M16C62 31 U34 VREG_L2951 33 U35 S11L178 20 U36 LNC1741 29 U37 VREG_L2951 33 U38 COMPANATOR_LMC7211 32 U39 UPD720101_FPGA 27 U40 OPAMP_MAX4138EUTT 23 U41 MAX6804 31 U42 CLX_GEN_CV28512 14 U43 ANP10_M0C7478_240 5 6 U44 RAGE_MBLZY_M11_CSP64_667 18 19 21 U45 INTREFID 8 9 12 13 14 15 U46 COMPANATOR_LMC7211 22 U47 CLX_GEN_CV28511 18 U48 S11L178 20 U49 TRANSDUCER_B881111 28 U50 OPAMP_LMC7111 32 U51 INA130 24 U52 FEPM_256KX8_OT72264_BGA 23 U53 PIC16F818_QFN 24 U54 VREG_MH15712 21 U55 VREG_MH15712 21 U56 741032 22 U57 741032 22 U58 LTC3412 36 U59 MM120 23 U60 LISI020A 24 U61 AT90B1200 6 U62 COMPANATOR_LMC7211 30 X01 SHORT 19 X02 SHORT 19 X03 SHORT 35 X04 SHORT 33 X05 SHORT 35 X06 SHORT 36 X07 SHORT 35 X08 SHORT 34 X09 SHORT 26 X10 SHORT 26 X11 SHORT 26 X12 SHORT 22 X13 SHORT 22 X14 SHORT 24 X15 SHORT 35 X16 SHORT 24 X17 SHORT 24 X18 SHORT 32 X19 SHORT 19 X20 SHORT 19 X21 SHORT 19 X22 SHORT 21 X23 SHORT 21 X24 SHORT 21 X25 SHORT 4 X26 SHORT 4 X27 SHORT 4 X28 SHORT 4 X29 SHORT 4 X30 SHORT 4 X31 SHORT 4 X32 MFGHOLE 4 X33 MFGHOLE 4 X34 MFGHOLE 4 X35 MFGHOLE 4 X36 MFGHOLE 4 X37 MFGHOLE 4 X38 MFGHOLE 4 X39 MFGHOLE 4 X40 MFGHOLE 4 X41 MFGHOLE 4 X42 MFGHOLE 4 X43 MFGHOLE 4 X44 MFGHOLE 4 X45 MFGHOLE 4 X46 MFGHOLE 4 X47 MFGHOLE 4 X48 MFGHOLE 4 X49 MFGHOLE 4 X50 MFGHOLE 4 X51 MFGHOLE 4 X52 MFGHOLE 4 X53 MFGHOLE 4 X54 MFGHOLE 4 X55 MFGHOLE 4 X56 MFGHOLE 4 X57 MFGHOLE 4 X58 MFGHOLE 4 X59 MFGHOLE 4 X60 MFGHOLE 4 X61 MFGHOLE 4 X62 MFGHOLE 4 X63 MFGHOLE 4 X64 MFGHOLE 4 X65 MFGHOLE 4 X66 MFGHOLE 4 X67 MFGHOLE 4 X68 MFGHOLE 4 X69 MFGHOLE 4 X70 MFGHOLE 4 X71 MFGHOLE 4 X72 MFGHOLE 4 X73 MFGHOLE 4 X74 MFGHOLE 4 X75 MFGHOLE 4 X76 MFGHOLE 4 X77 MFGHOLE 4 X78 MFGHOLE 4 X79 MFGHOLE 4 X80 MFGHOLE 4 X81 MFGHOLE 4 X82 MFGHOLE 4 X83 MFGHOLE 4 X84 MFGHOLE 4 X85 MFGHOLE 4 X86 MFGHOLE 4 X87 MFGHOLE 4 X88 MFGHOLE 4 X89 MFGHOLE 4 X90 MFGHOLE 4 X91 MFGHOLE 4 X92 MFGHOLE 4 X93 MFGHOLE 4 X94 MFGHOLE 4 X95 MFGHOLE 4 X96 MFGHOLE 4 X97 MFGHOLE 4 X98 MFGHOLE 4 X99 MFGHOLE 4 X100 MFGHOLE 4	C	B	A
	8	7	6	5	4	3	2	1