

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, TRUCKEE, M57

## DVT2

### 8/16/2006

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
?		?	?	?	?

PAGE	(-CSA)	CONTENTS	SYNC	DATE
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(MASTER)	(MASTER)
3	3	Power Block Diagram	(MASTER)	(MASTER)
4	4	BOM CONFIGURATION	(MASTER)	(MASTER)
5	5	Functional / ICT Test	(MASTER)	(MASTER)
6	6	Signal Aliases	(MASTER)	(MASTER)
7	7	CPU 1 OF 2-FSB	M59_MLB	08/08/2006
8	8	CPU 2 OF 2-PWR/GND	M59_MLB	08/08/2006
9	9	CPU Decoupling & VID	M59_MLB	08/08/2006
10	10	CPU MISC1-TEMP SENSOR	M59_MLB	08/08/2006
11	11	CPU ITP700FLEX DEBUG	(MASTER)	(MASTER)
12	12	NB CPU Interface	M59_MLB	08/08/2006
13	13	NB PEG / Video Interfaces	M59_MLB	08/08/2006
14	14	NB Misc Interfaces	M59_MLB	08/08/2006
15	15	NB DDR2 Interfaces	M59_MLB	08/08/2006
16	16	NB Power 1	M59_MLB	08/08/2006
17	17	NB Power 2	M59_MLB	08/08/2006
18	18	NB Grounds	M59_MLB	08/08/2006
19	19	NB (GM) Decoupling	M57_MLB_MG	08/08/2006
20	20	NB Config Straps	M59_MLB	08/08/2006
21	21	SB: 1 OF 4	M59_MLB	08/08/2006
22	22	SB: 2 OF 4	M59_MLB	08/08/2006
23	23	SB: 3 OF 4	M57_MLB_MG	08/08/2006
24	24	SB: 4 OF 4	M59_MLB	08/08/2006
25	25	SB Decoupling	M59_MLB	08/08/2006
26	26	SB Misc	(MASTER)	(MASTER)
27	27	M57 SMBUS CONNECTIONS	(MASTER)	(MASTER)
28	28	DDR2 SO-DIMM Connector A	M59_MLB	08/08/2006
29	29	DDR2 SO-DIMM Connector B	M59_MLB	08/08/2006
30	30	Memory Active Termination	(MASTER)	(MASTER)
31	31	Memory Vtt Supply	M59_MLB	08/08/2006
32	32	DDR2 VRef	M59_MLB	08/08/2006
33	33	CLOCKS	M59_MLB	08/08/2006
34	34	Clock Termination	M59_MLB	08/08/2006
35	35	Mobile Clocking	M59_MLB	08/08/2006
36	36	PATA Connector	(MASTER)	(MASTER)
37	37	FireWire Link (TSB83AA22)	M59_MLB	08/08/2006
38	38	FireWire PHY (TSB83AA22)	M59_MLB	08/08/2006
39	39	ETHERNET CONTROLLER	M59_MLB	08/08/2006
40	40	Ethernet Connector	M59_MLB	08/08/2006
41	41	Yukon Power Control	M59_MLB	08/08/2006
42	42	FW PHY Power Supply	M59_MLB	08/08/2006
43	43	FireWire Port Power	(MASTER)	(MASTER)


PAGE	(-CSA)	CONTENTS	SYNC	DATE
44	46	FireWire Ports	M59_MLB	06/27/2006
45	49	Camera Connector	M59_MLB	08/08/2006
46	50	Internal USB Hub	(MASTER)	(MASTER)
47	52	External USB Connector	M59_MLB	08/08/2006
48	55	Left I/O Board Connector	(MASTER)	(MASTER)
49	56	Current & Thermal Sensors	(MASTER)	(MASTER)
50	57	PCI-E Connections	(MASTER)	(MASTER)
51	58	SMC	M59_MLB	08/08/2006
52	59	SMC Support	M59_MLB	08/08/2006
53	60	LPC+ Debug Connector	(MASTER)	(MASTER)
54	61	Thermal Sensors	M59_MLB	08/08/2006
55	62	Current & Voltage Sensing	M59_MLB	08/08/2006
56	63	SPI BOOTROM	M59_MLB	08/08/2006
57	64	ALS Support	(MASTER)	(MASTER)
58	65	Fan Connectors	(MASTER)	(MASTER)
59	66	Sudden Motion Sensor (SMS)	M59_MLB	08/08/2006
60	67	TPM	M59_MLB	08/08/2006
61	75	IMVP6 CPU VCore Regulator	M59_MLB	08/08/2006
62	76	5V / 1.5V Power Supply	M59_MLB	08/08/2006
63	77	2.5V & 1.2V Regulators	M59_MLB	08/08/2006
64	78	1.8V Supply	(MASTER)	(MASTER)
65	79	3.3V / 1.05V Power Supplies	M59_MLB	08/08/2006
66	80	3.3V G3Hot Supply & Power Control	M57_MLB_MG	08/08/2006
67	81	Power Aliases	(MASTER)	(MASTER)
68	82	DC-In & Battery Connectors	(MASTER)	(MASTER)
69	83	PBus Supply & Batt. Charger	M59_LIO	08/08/2006
70	84	ATI M56 PCI-E	(MASTER)	(MASTER)
71	85	GPU (M56) Core Supplies	(MASTER)	(MASTER)
72	86	ATI M56 Core Power	(MASTER)	(MASTER)
73	87	ATI M56 Frame Buffer I/F	(MASTER)	(MASTER)
74	88	GPU Straps	M57_MLB_MG	08/08/2006
75	89	GDDR3 Frame Buffer A	(MASTER)	(MASTER)
76	90	GDDR3 Frame Buffer B	(MASTER)	(MASTER)
77	91	ATI M56 GPIO/DVO/Misc	(MASTER)	(MASTER)
78	93	ATI M56 Video Interfaces	(MASTER)	(MASTER)
79	94	Internal Display Connectors	M57_MLB_MG	08/08/2006
80	97	External Display Connector	M57_MLB_MG	08/08/2006
81	98	M57 SPECIFIC CONNECTORS	(MASTER)	(MASTER)
82	99	LVDS Interface Pull-downs	M57_MLB_MG	08/08/2006
83	100	Revision History	(MASTER)	(MASTER)
84	101	Napa Platform Constraints	(MASTER)	(MASTER)
85	102	More System Constraints	(MASTER)	(MASTER)
86	103	M9 Spacing & Physical Constraints	(MASTER)	(MASTER)
87	104	M57 NET PROPERTIES	(MASTER)	(MASTER)

# ALIASES RESOLVED

## Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7164	1	SCHEM, TRUCKEE, M57	SCH	CRITICAL	
820-2059	1	PCBF, TRUCKEE, M57	PCB	CRITICAL	

DRAWING  
TITLE=TRUCKEE  
ABBREV=DRAWING  
LAST\_MODIFIED=Wed Aug 16 19:10:01 2006

DIMENSIONS ARE IN MILLIMETERS		METRIC		Apple Computer Inc.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPFER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				051-7164	REV. 03001
				SHT 1 OF 87	

8

7

6


5

4

3


2

1



**System Block Diagram**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	2		87



**Power Block Diagram**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	3	87	

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7813	TRUCKEE, 2.16GHZ, B2, 256VRAM, INF, M57	VRAM_256INF, M57_COMMON, CPU_2_16GHZ_B2, EEE_WJJ
630-7812	TRUCKEE, 2.16GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_16GHZ_B2, EEE_WJH

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7815	TRUCKEE, 2.33GHZ, B2, 256VRAM, INF, M57	VRAM_256INF, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJL
630-7814	TRUCKEE, 2.33GHZ, B2, 256VRAM, SAM, M57	VRAM_256SAM, M57_COMMON, CPU_2_33GHZ_B2, EEE_WJK

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880270	1	IC, 888853, GIGABIT ENET XCVR, 64P QFN, 90	U4101	CRITICAL	
33880274	1	IC, SMC, HSB/2116	U5800	CRITICAL	SMC_BLANK
341S1931	1	IC, PRGRM, SMC (NEW), M57	U5800	CRITICAL	SMC_PRGRM
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, 808	U4102	CRITICAL	
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, 801CS	U6301	CRITICAL	BOOTROM_BLANK
341S1924	1	IC, BOOTROM, DEVELOPMENT, UNLOCKED, M57	U6301	CRITICAL	BOOTROM_DEVEL
341S1925	1	IC, BOOTROM, FINAL, LOCKED, M57	U6301	CRITICAL	BOOTROM_FINAL
353S1461	1	IC, 18L9504, SYNC REG CTL, QFN 48	U7530	CRITICAL	
359S0109	1	IC, LOW POWER CLOCK SYNTHESIZER, 68PIN	U3301	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S1789	1	IC, TPM, 28-PIN TSSOP	U6700	CRITICAL	TPM

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3391	1	IC, MDC, B2, PRQ, 2.16GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_16GHZ_B2
337S3393	1	IC, MDC, B2, PRQ, 2.33GHZ, 34W, 667M, 4M, 479 BGA	U0700	CRITICAL	CPU_2_33GHZ_B2
33880269	1	IC, 945GM, NORTHBRIDGE	U1200	CRITICAL	
343S0385	1	IC, ICH7M, BGA	U2100	CRITICAL	

BOM GROUP	BOM OPTIONS
VRAM_128SAM	VRAM_128_SAMSUNG
VRAM_256SAM	GPU_MEM_256M, VRAM_256_SAMSUNG
VRAM_128INF	GPU_MEM_NOT_SAM, VRAM_128_INFINEON
VRAM_256INF	GPU_MEM_NOT_SAM, GPU_MEM_256M, VRAM_256_INFINEON

BOM GROUP	BOM OPTIONS
M57_COMMON	ALTERNATE, COMMON, M57_COMMON1, M57_COMMON2, M57_COMMON3, M57_COMMON4, M57_DEBUG, ISL6255A, M57_NO_3G
M57_COMMON1	ENET_LOW_PWR_EN, ENET_PWR_S3AC, GPU_BB_CTL
M57_COMMON2	KBDLED_HAS, MEMVREF_S3, MEMVTT_EN_PU, RTUSB_ESD, USB_C_OC_PU, USB_D_OC_PU, USB_E_OC_PU
M57_COMMON3	LVDS_PD, FW_PORT_FAULT_PU
M57_COMMON4	BOOTROM_DEVEL, SMC_PRGRM
M57_DEBUG	ITP, ITPCONN, LPCPLUS
M57_TPM	TPM
M57_3G	3G
M57_NO_3G	NO_3G

Extra TPM options:  
 SMC\_TPM\_GP102  
 SMC\_TPM\_GP101  
 SMC\_TPM\_PP

**BAR CODE LABELS / EEE #'S**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W9J]	CRITICAL	EEE_WJJ
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W3A]	CRITICAL	EEE_WJH
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:W3A]	CRITICAL	EEE_WJK
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:WDV]	CRITICAL	EEE_WJL

**MODULE PARTS**

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33880368	1	IC, ATI, M56P, GRAPHIC, 8800GA, LF	U8400	CRITICAL	
33380354	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_SAMSUNG
33380350	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_SAMSUNG
33380358	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_HYNIX
33380351	4	IC, SDRAM, GDDR3, 16MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_HYNIX
33380376	4	IC, SDRAM, GDDR3, 8MX32, 700MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_128_INFINEON
33380377	4	IC, SDRAM, GDDR3, 16MX32, 600MHZ, 136 FBGA	U8900, U8950, U9000, U9050	CRITICAL	VRAM_256_INFINEON

**ALTERNATE PARTS**

PART NUMBER	IS ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680448	37680445		ALL	S17806A0N For F0M6296
12880083	12880073		C2516	1.86 MAX ALT TO 1.9 MAX
12880093	12880092		ALL	KEHET IS ALT TO SANYO
12880094	12880060		ALL	330UF, 2V, 9MOHM, D2
12880095	12880060		ALL	330UF, 2V, 6MOHM, D2
12880081	12880061		ALL	150UF, 6.3V, 25MOHM, C2
35381465	35381461		ALL	Screened ISL6262 for ISL9504
15280287	15280435		ALL	Alternate for Chilcraft M05110
15780030	15780111		ALL	Alternate for EAE Magnetics, TX

**BOM CONFIGURATION**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 4 OF 87		
NONE			

Power Supply NO\_TESTS

Table with columns NO\_TEST, EXPOSED\_VIA, and test points like IMVP6\_RBIAS, P5V5S\_RUNSS, P1V5S0\_RUNSS, etc.

Functional Test Points

Power Nets

Table listing Power Nets with columns FUNC\_TEST, test point name, and coordinates.

Fan Connectors

Table listing Fan Connectors with columns FUNC\_TEST, test point name, and coordinates.

Battery Connector

Table listing Battery Connector with columns FUNC\_TEST, test point name, and coordinates.

LPC+ Debug Connector

Table listing LPC+ Debug Connector with columns FUNC\_TEST, test point name, and coordinates.

Left I/O Data Connector

Table listing Left I/O Data Connector with columns FUNC\_TEST, test point name, and coordinates.

Characterization TPs

Table listing Characterization TPs with columns FUNC\_TEST, test point name, and coordinates.

Resistor Calibration

Table listing Resistor Calibration with columns FUNC\_TEST, test point name, and coordinates.

Camera Connector

Table listing Camera Connector with columns FUNC\_TEST, test point name, and coordinates.

Inverter Connector

Table listing Inverter Connector with columns FUNC\_TEST, test point name, and coordinates.

Left I/O Power Connector

Table listing Left I/O Power Connector with columns FUNC\_TEST, test point name, and coordinates.

CPU FSB NO\_TESTS

Table listing CPU FSB NO\_TESTS with columns NO\_TEST, EXPOSED\_VIA, and test points like FSB\_A\_L<31..3>, FSB\_ADS\_L, etc.

MAC-1 TPs

Table listing MAC-1 TPs with columns FUNC\_TEST, test point name, and coordinates.

Thermal Sensors

Table listing Thermal Sensors with columns FUNC\_TEST, test point name, and coordinates.

SMC TPs

Table listing SMC TPs with columns FUNC\_TEST, test point name, and coordinates.

Misc EXPOSED\_VIA Nets

Table listing Misc EXPOSED\_VIA Nets with columns EXPOSED\_VIA, test point name, and coordinates.

Misc NO\_TESTS

Table listing Misc NO\_TESTS with columns NO\_TEST, EXPOSED\_VIA, and test points like USB2\_CAMERA\_P\_F, USB2\_CAMERA\_N\_F, etc.

Functional / ICT Test




SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple logo, APPLE COMPUTER INC., SIZE D, DRAWING NUMBER 051-7164, REV. 03001, SCALE NONE, SHEET 5 OF 87





### Signal Aliases

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	6	87




CHANGE THE PULLS RESISTOR VALUE PER NAPA PLATFORM DG REV 0.9

WE THROUGH THE ITP700FLEX CONNECTOR CONNECT TO PDB XDP BUFFER BOARD--ECM\*50 SO THE TDI PULL UP THROUGH 54.9 OHM, TMS PULL UP THROUGH 54.9 OHM TCK PULL DOWN THROUGH 54.9 OHM (FOLLOW UP XDP DESIGN REFERENCE)

**CPU 1 OF 2-FSB**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 7 OF 87		



**CPU 2 OF 2-PWR/GND**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 8 OF 87		
NONE			




CPU VCORE HF AND BULK DECOUPLING



VCCA (CPU AVdd) Decoupling





VCCP (CPU I/O) Decoupling



CPU VCORE VID Connections

Resistors to allow for override of CPU VID  
Will probably be removed before production



CPU Decoupling & VID

SYNC\_MASTER=M59\_MLS SYNC\_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 9 OF 87		
NONE			

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3

2

1

### CPU ZONE THERMAL SENSOR




**CPU MISC1-TEMP SENSOR**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 10	OF 87

# CPU ITP700FLEX DEBUG SUPPORT



**CPU ITP700FLEX DEBUG**


SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	11	11	87



**NB CPU Interface**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>03001</b>
	SCALE NONE	SHEET 12	OF 87

**LVDS Disable**  
 Can leave all signals NC if LVDS is not implemented  
 Tie VCC\_TXLVDS and VCCA\_LVDS to GND. If SDVO is used  
 VCCD\_LVDS must remain powered with proper decoupling.  
 Otherwise, tie VCCD\_LVDS to GND also.

**TV-Out Signal Usage:**  
 Composite: DACA only  
 S-Video: DACB & DACC only  
 Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit  
 filtering components. Unused DAC outputs should  
 connect to GND through 75-ohm resistors.

**TV-Out Disable**  
 Tie DACX\_OUT, IRTNX, and IREF to 1.5V power rail.  
 Tie VCCD\_TVDAC, VCCD\_QTVDAC, VCCA\_TVDACx, and  
 VCCA\_TVGB to 1.5V power rail. Tie VSSA\_TVGB to GND.


**CRT Disable**  
 Tie R/R#/G/G#/B/B# and IREF to VCC Core rail, tie  
 HSYNC and VSYNC to GND. Tie VCCA\_CRTDAC to VCC Core  
 rail, and tie VSSA\_CRTDAC and VCC\_SYNC to GND.



**NB PEG / Video Interfaces**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
 AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	13	87	





**NB Misc Interfaces**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

---

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	14		87



**NB DDR2 Interfaces**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

---

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	15	87	



**NB Power 1**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>03001</b>
	SCALE NONE	SHEET <b>16</b>	OF <b>87</b>



**NB Power 2**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>03001</b>
	SCALE NONE	SHEET 17	OF 87




NB Grounds  
SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	18		87


www.vinafix.vn





**NB (GM) Decoupling**  
 SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	19	87	



Internal pull-ups

NB_CFG<13:12>	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal Operation
---------------	--

NB_CFG<14>	RESERVED
------------	----------

NB_CFG<15>	RESERVED
------------	----------

Internal pull-up

NB_CFG<16>	High = Enabled Low = Disabled
------------	----------------------------------

NB_CFG<17>	RESERVED
------------	----------

NB_CFG<18>	High = 1.5V Low = 1.05V
------------	----------------------------

NB_CFG<19>	High = Reversed Low = Normal
------------	---------------------------------

945 External Design Spec says reserved

NB_CFG<20>	High = Both active Low = Only SDVO or PCIe x1
------------	--

**NB Config Straps**


SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	20	87	



NOTE:  
POR IS SMC WILL PUT LAN INT'F  
INTO RESET STATE TO SAVE PWR.  
INTEL CONFIRMS OK TO LEAVE PINS AS NC


NOTE: DDREQ HAS INTERNAL 11.5K PD

NOTE: ALL IDE PINS HAVE INTERNAL 33-OHM SERIES R'S

AC '07	INTEL HIGH DEFINITION AUDIO
ACZ_BIT_CLK	INTERNAL 20K PD ENABLED WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_RST#	NONE
ACZ_SDIN[0-2]	INTERNAL 20K PD
ACZ_SDOUT	INTERNAL 20K PD ENABLED DURING RESET AND WHEN - LSO BIT IN AC'97 GLOBAL CONTROL REG = 1; OR - BOTH FUNCTION 2 & 3 OF DEVICE 30 ARE DISABLED
ACZ_SYNC	INTERNAL 20K PD

SB: 1 OF 4  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 21 OF 87	



SB: 2 OF 4

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SCALE	DRAWING NUMBER	REV.
	NONE	051-7164	03001
SHEET		22	OF 87



NOTE FOR R2323 (DEF=NOSTUFF)  
STRAPPING & PWROK RISING:  
SB WILL DISABLE TCO TIMER  
SYSTEM REBOOT FEATURE

NOTE FOR GPIO25:  
- HAS INTERNAL 20K PU, ENABLED DURING RSMRST# AND DISABLED WITHIN 100MS AFTER RSMRST# DEASSERTS  
- CAN NOT BE LOW FOR 35US AFTER RSMRST# ON BOOT (DMI AC COUPLING MODE STRAP)



NOTE:  
SV\_SET\_UP IS LINDACARD DETECT  
HI = PRESENT  
LO = NOT PRESENT

LAYOUT NOTE:  
PLACE R2306-14 WHERE PHYSICALLY ACCESSIBLE

SB: 3 OF 4  
SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	23	87	





NOTE FOR VCCLAN\_3\_3:  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

NOTE:  
VCC3\_3/VCC3\_3/PP3V3\_S0  
S3 IF INTERNAL LAN IS USED  
S0 OR S3 IF NOT

SB: 4 OF 4

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE NONE      SHEET 24 OF 87

SIZE D      DRAWING NUMBER 051-7164      REV. 03001





**SB: 4 OF 4**

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	25	87	

RTC Battery Connector






Pullup on SB\_GPIO4 removed as it now defaults low for use as DVI\_HPD in muxed graphics solution.

SB RTC Crystal Circuit



This part is never stuffed, it provides a set of pads on the board to short or to solder a reset button.

Platform Reset Connections



SB Misc

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	26	87	



**ICH7-M SMBus Connections**

**SMC "0" SMBus Connections**

**SMC "B" SMBus Connections**

**SMC "A" SMBus Connections**

**SMC "Battery A" SMBus Connections**

**SMC "Battery B" SMBus Connections**

**Trackpad I2C Connections:**

- U1 - Trackpad Controller  
(Write: 0x70 Read: 0x71)
- U2 - Keyboard Controller  
(Write: 0x72 Read: 0x73)

**Left I/O SMBus Connections:**

- M35B - TMP106  
(Write: 0x92 Read: 0x93)
- ExpressCard Slot  
(Address determined by ARP)
- USB\_HUB - U4900  
(Write: 0x58 Read: 0x59)

**M57 SMBUS CONNECTIONS**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	27	87	

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_S3\_MEM  
 - =PPSPD\_S0\_MEM (2.5V - 3.3V)

Signal aliases required by this page:  
 - =I2C\_SODIMMA\_SCL  
 - =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
 (NONE)


NOTE: This page does not supply VREF.  
 The reference voltage must be provided by another page.

"Expansion" (surface-mount) slot



## DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006


NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	28	87	




Page Notes

Power aliases required by this page:  
- =PP1V8\_S3\_MEM  
- =PSPD\_S0\_MEM (2.5V - 3.3V)  
Signal aliases required by this page:  
- =I2C\_SODIMMB\_SCL  
- =I2C\_SODIMMB\_SDA  
BOM options provided by this page:  
(NONE)  
NOTE: This page does not supply VREF.  
The reference voltage must be provided by another page.



"Factory" (thru-hole) slot


DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	29	87



8

7

6

5


4

3

2

1

One cap for each side of every RPAK, one cap for every two discrete resistors  
Ensure CS\_L and ODT resistors are close to SO-DIMM connector



### Memory Active Termination

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	30	87

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:  
 - =PP5V\_S0\_MEMVTT  
 - =PP1V8\_S0\_MEMVTT  
 - =PP0V9\_S0\_MEMVTT\_LDO


---

Signal aliases required by this page:  
 (NONE)

---

BOM options provided by this page:  
 (NONE)

### DDR2 Vtt Regulator



**MEMVTT\_EN**  
 If power inputs are not S0,  
 MEMVTT\_EN can be used to  
 disable MEMVTT in sleep.  
 Okay to turn off 5V and  
 leave 1.8V powered in S3.

**Memory Vtt Supply**


SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	31		87



**DDR2 Vref**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006


**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	32		87



CRITICAL  
Y3301  
14.31818  
NEED TO CHECK CAP VALUE

(EACH POWER PIN PLACED ONE 0.1UF)  
(PLACED 0.1UF NEAR THE RELATIVE POWER PIN)

56 (INT PH) 2308 584 PM\_STPPCI\_L (FROM ICH7 GPIO18 STPPCI\*)  
35 (INT PU) 2308 584 PM\_STPCPU\_L (FROM ICH7 GPIO20 STPCPU\*)

44 3403 705 504 FSB\_CLK\_CPU\_N (CPU HOST 133/167MHZ)  
45 3403 705 504 FSB\_CLK\_CPU\_P

41 3403 705 504 FSB\_CLK\_NB\_N (GMCH HOST 133/167MHZ)  
42 3403 705 504 FSB\_CLK\_NB\_P

36 3403 705 504 CPU\_XDP\_CLK\_N (ITP HOST 133/167MHZ)  
37 3403 705 504 CPU\_XDP\_CLK\_P

11 3484 1484 584 NB\_CLK\_DREFSSCLKIN\_N (GMCH D\_REFSSCLKIN DISPLAY PLL B 100MHZ)  
10 3484 1484 584 NB\_CLK\_DREFSSCLKIN\_P

14 7045 3485 3484 PEG\_CLK100M\_GPU\_N (GPU PCI-E 100 MHZ)  
13 7045 3485 3484 PEG\_CLK100M\_GPU\_P

9 3484 CK410\_SRC\_CLKREQ1\_L NEED TO DECIDE THE CLKREQ CONNECTION, TO GPIO?

16 3403 3403 2202 SB\_CLK100M\_DMI\_N (ICH7M DMI 100 MHZ)  
15 3403 3403 2202 SB\_CLK100M\_DMI\_P

19 3485 3483 581 PCIE\_CLK100M\_EXCARD\_N (FOR PCI-E CARD)  
18 3403 3403 581 PCIE\_CLK100M\_EXCARD\_P

22 3403 3403 2202 SB\_CLK100M\_SATA\_N (ICH SATA 100 MHZ)  
21 3403 3403 2202 SB\_CLK100M\_SATA\_P (FROM ICH7 GPIO35)

24 3403 3403 2202 NB\_CLK100M\_GCLKIN\_N (GMCH G\_CLKIN 100 MHZ)  
23 3403 3403 2202 NB\_CLK100M\_GCLKIN\_P (FROM GMCH CLK\_REQ\*)

27 3403 3403 2202 PCIE\_CLK100M\_MINI\_N (WIRELESS PCI-E 100 MHZ)  
26 3403 3403 2202 PCIE\_CLK100M\_MINI\_P

30 3485 CK410\_SRC7\_N (NB CRT/TV GRAPHICS DOTCLK 100MHZ)  
29 3485 CK410\_SRC7\_P

32 3906 3403 3403 ENET\_CLK100M\_PCIE\_N (GIGA LAN PCI-E 100 MHZ)  
33 3906 3403 3403 ENET\_CLK100M\_PCIE\_P

7 3485 CK410\_27M\_SPREAD (GMCH D\_REFCLKIN DISPLAY PLL A 96MHZ)  
6 3485 CK410\_27M\_NONSPREAD

2 3484 2457 VR\_PWRGD\_CK410\_L (FROM CPU VCORE PWR GOOD)

4 3403 CK410\_USB48\_FSA (ICH7M USB 48MHZ)  
54 3488 CK410\_CLK14P3M\_TIMER (ICH7M, SIO, LPC REF. 14.318MHZ)  
53 3488 CK410\_REF1\_FCTSEL0

FCTSEL1	FCTSEL0	PIN 6	PIN 7	PIN 10	PIN 11
0	0	DOT96T	DOT96C	100MT_SST	100MC_SST
0	1	DOT96T	DOT96C	SRCT0	SRCC0
1	0	27M NON SPREAD	27M SPREAD	SRCT0	SRCC0
1	1	OFF LOW	TBD	SRCT0	SRCC0

\* FOR INT. GRAPHIC SYSTEM

\* FOR EXT. GRAPHIC SYSTEM

**CLOCKS**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
SCALE NONE	SHT 33	OF 87





NOSTUFF R3450, R3451, R3453 FOR MANUAL CPU FREQUENCY

	FS_C	FS_B	FS_A	CPU
#	0	0	0	266M
#	0	0	1	133M
#	0	1	0	166M
#	0	1	1	200M
#	1	0	0	100M
#	1	0	1	333M
#	1	1	0	400M
#	1	1	1	RESERVED

# NAPA PLATFORM ONLY SUPPORT 133M/166M CPU SPEED

**Clock Termination**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	34	87	

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5


4

3


2

1

### TPM Crystal Circuit



### SMC G3Hot Oscillator



#### Mobile Clocking

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT 35 OF 87		
NONE			

### IDE (ODD) Connector




Counters 10K pull-up to 5V in ODD to keep SB GPIO <= 3.3V



Placement note  
Place within 12.7mm  
from ball of SB

**PATA Connector**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	36		87



**FireWire Link (TSB83AA22)**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	37 OF 87



**FireWire PHY (TSB83AA22)**


SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	38	87	





**ETHERNET CONTROLLER**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	39	87	

ELECTRICAL_CONSTRAINT_SET	SPACING	PHYSICAL	NET_TYPE
PROVIDED	ENETCONN	ENET_100D	ENETCONN_P<0>
BY	ENETCONN	ENET_100D	ENETCONN_N<0>
ETHERNET	ENETCONN	ENET_100D	ENETCONN_P<1>
PHY	ENETCONN	ENET_100D	ENETCONN_N<1>
	ENETCONN	ENET_100D	ENETCONN_P<2>
	ENETCONN	ENET_100D	ENETCONN_N<2>
	ENETCONN	ENET_100D	ENETCONN_P<3>
	ENETCONN	ENET_100D	ENETCONN_N<3>

### Page Notes



Power aliases required by this page:

- =PP2V5\_ENET
- =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Transformers should be mirrored on opposite sides of the board



**Ethernet Connector**

SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	40	87	

# Yukon Power Control

Allows powering Yukon down during battery sleep to save power



When ENETPWR\_S3AC BOMOPTION is active:

State	FWPWR_EN_L	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S0 Batt	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 AC	0V	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3 Batt	PBUS	3.3V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 AC	0V	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
S5 Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H Batt	PBUS	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

When ENETPWR\_S3 BOMOPTION is active:

State	PM_SLP_S4_L	PM_SLP_S3BATT	PM_SLP_S3BATT_L	P2V5S3_EN	P1V2S3_RUNSS
S0	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S3	3.3V	0V (3.3V ON)	3.3V	3.3V (2.5V ON)	3.3V (1.2V ON)
S5	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)
G3H	0V	PBUS (3.3V OFF)	0V	0V (2.5V OFF)	0V (1.2V OFF)

## Yukon Power Control


SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	41	87	




# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S0\_FWPWRSW (system supply for bus power)  
 - =PP3V3\_S0\_FWPORTPWRSW

Signal aliases required by this page:  
 - =FWPWR\_PWRON (see related text note below)

BOM options provided by this page:  
 (NONE)


## Port Power Switch



Enables port power when machine is running or on AC.

## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



**Current Limits**

- 0.020 ohm => 2.4A
- 0.025 ohm => 2A
- 0.030 ohm => 1.66A (Ideal)
- 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

## FireWire Port Power

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	43	87	



ELECTRICAL_CONSTRAINT_SET	NET_TYPE	SPACING	PHYSICAL
PROVIDED	FW	FW_110D	FW_PORT1_TPA_P
BY	FW	FW_110D	FW_PORT1_TPA_N
PHY	FW	FW_110D	FW_PORT1_TPB_P
PAGE	FW	FW_110D	FW_PORT1_TPB_N
	FW	FW_110D	FW_PORT2_TPA_FL_P
	FW	FW_110D	FW_PORT2_TPA_FL_N
	FW	FW_110D	FW_PORT2_TPB_FL_P
	FW	FW_110D	FW_PORT2_TPB_FL_N

AREF needs to be isolated from all local grounds per 1394b spec

When a bilingual device is connected to a beta-only device, there is no DC path between them (to avoid ground offset issue)

BREF should be hard-connected to logic ground for speed signaling and connection detection currents per 1394b v1.33

### Page Notes

Power aliases required by this page:  
 - =PPFW\_PORT1  
 - =PP3V3\_S5\_FWLATEVG  
 - =GND\_CHASSIS\_FW\_PORT1

Signal aliases required by this page:  
 (NONE)

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:  
 (NONE)

NOTE: FireWire TPA/TPB pairs are NOT constrained on this page. It is assumed that FireWire PHY page will provide the appropriate constraints to apply to entire TPA/TPB XNets.

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


### Termination

Place close to FireWire PHY




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
152S0414	4	IND,18nH-15mA,0402	L4660,L4661,L4662,L4663	CRITICAL	


### Late-VG Protection Power



### "Snapback" & "Late VG" Protection



### "Snapback" & "Late VG" Protection



**FireWire Ports**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=06/27/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	44	87




APPLE COMPUTER INC.



Camera Connector

Camera Connector  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	45		87



**Internal USB Hub**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHT 46	OF 87



**External USB Connector**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	47	87	

# Left I/O Board Connector




## Left I/O Board Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	48	87	





**Current & Thermal Sensors**

SYNC\_MASTER\*(MASTER) SYNC\_DATE\*(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	49	87	

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A


A

PCI-E x1 Port "A" = Ethernet (Yukon)


PCI-E x1 Port "B" = PCI-E Mini Card




PCI-E x1 Port "C" = ExpressCard




PCI-E x1 Port "D" = Unused



PCI-E x1 Port "E" = Unused



PCI-E x1 Port "F" = Unused



### PCI-E Connections

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	50	87

8

7

6

5

4

3

2

1

UNUSED PINS HAVE THE FORMAT SMC\_XXX WHERE XXX IS THE PORT NUMBER. THEY ARE SET BY SOFTWARE TO BE DRIVEN OUTPUTS ALWAYS SO THEY CAN BE LEFT NO-CONNECTED.

Pin list for SMC H8S2116 (BGA, 4 of 4) including signals like PM LAN ENABLE, SMC RSTGATE L, ALL SYS PWRGD, RSMRST\_PWRGD, SMC\_SB\_NMI, PM\_RSMRST\_L, IMVP\_VR\_ON, PM\_PWRBTN\_L, TP\_SMC\_P20, TP\_SMC\_P21, TP\_SMC\_P22, TP\_SMC\_P23, SMC\_BATT\_TRICKLE\_EN\_L, SMC\_BATT\_CHG\_EN, TP\_SMC\_P26, TP\_SMC\_P27, LPC\_AD<0>, LPC\_AD<1>, LPC\_AD<2>, LPC\_AD<3>, LPC\_FRAME\_L, SMC\_LRESET\_L, PCI\_CLK\_SMC, INT\_SERIRQ, TP\_SMC\_XDP\_TMS, SMC\_SYS\_LED\_16B, SMBUS\_SMC\_BSB\_SDA, SMC\_TPM\_PP, TP\_SMC\_XDP\_TRST\_L, TP\_SMC\_XDP\_TCK, TP\_SMC\_SYS\_LED, SMC\_SYS\_KBDLED, SMC\_TX\_L, SMC\_RX\_L, SMBUS\_SMC\_0\_S0\_SCL.

OMIT U5800 SMC H8S2116 BGA (1 OF 4)


Pin list for SMC H8S2116 (BGA, 1 of 4) including signals like P60/KIN0\*, P61/KIN1\*, P62/KIN2\*, P63/KIN3\*, P64/KIN4\*, P65/KIN5\*, P66/IRQ6\*/KIN6\*, P67/IRQ7\*/KIN7\*, P70/AN0, P71/AN1, P72/AN2, P73/AN3, P74/AN4, P75/AN5, P76/AN6, P77/AN7, P80/PME\*, P81/GA20, P82/CLKRUN\*, P83/LPCPD\*, P84/IRQ3\*/TXD1, P85/IRQ4\*/RXD1, P86/IRQ5\*/SCK1/SCL1, P90/IRQ2\*, P91/IRQ1\*, P92/IRQ0\*, P93/IRQ12\*, P94/IRQ13\*, P95/IRQ14\*, P96/EXCL, P97/IRQ15\*/SDA0, P60/KIN0\*, P61/KIN1\*, P62/KIN2\*, P63/KIN3\*, P64/KIN4\*, P65/KIN5\*, P66/IRQ6\*/KIN6\*, P67/IRQ7\*/KIN7\*, P70/AN0, P71/AN1, P72/AN2, P73/AN3, P74/AN4, P75/AN5, P76/AN6, P77/AN7, P80/PME\*, P81/GA20, P82/CLKRUN\*, P83/LPCPD\*, P84/IRQ3\*/TXD1, P85/IRQ4\*/RXD1, P86/IRQ5\*/SCK1/SCL1, P90/IRQ2\*, P91/IRQ1\*, P92/IRQ0\*, P93/IRQ12\*, P94/IRQ13\*, P95/IRQ14\*, P96/EXCL, P97/IRQ15\*/SDA0.

OMIT U5800 SMC H8S2116 BGA (2 OF 4)

Pin list for SMC H8S2116 (BGA, 2 of 4) including signals like SMC\_RCIN\_L, BOOT\_LPC\_SPI\_L, PM\_SYSRST\_L, SMC\_USB\_DEBUG\_MUX, PM\_EXTTLS\_L, PM\_THRM\_L, SYS\_ONEWIRE, PM\_BATLOW\_L, SMC\_EXTSMI\_L, SMC\_RUNTIME\_SCI\_L, SMC\_ODD\_DETECT, ISENSE\_CAL\_EN, SMC\_EXCARD\_CP, SMC\_EXCARD\_PWR\_EN, SMC\_EXCARD\_OC\_L, SMC\_XDP\_TDO\_3\_3, SMC\_FAN\_0\_CTL, SMC\_FAN\_1\_CTL, TP\_SMC\_FAN\_2\_CTL, TP\_SMC\_FAN\_3\_CTL, SMC\_FAN\_0\_TACH, SMC\_FAN\_1\_TACH, TP\_SMC\_FAN\_2\_TACH, TP\_SMC\_FAN\_3\_TACH, SMS\_X\_AXIS, SMS\_Y\_AXIS, SMS\_Z\_AXIS, TP\_SMC\_ANALOG\_ID, SMC\_PIV0550\_ISENSE, SMC\_MEM\_ISENSE, ALS\_LEFT, ALS\_RIGHT.

Pin list for SMC H8S2116 (BGA, 2 of 4) including signals like P60/KIN8\*/PA2DC, P61/KIN9\*/PA2DD, P62/KIN10\*/PS2AC, P63/KIN11\*/PS2AD, P64/KIN12\*/PS2BC, P65/KIN13\*/PS2BD, P66/KIN14\*/PS2CC, P67/KIN15\*/PS2CD, P60/LSMI\*, P61/LSCI, P62/TIOCA0/WUE8\*, P63/TIOCB0/WUE9\*, P64/TIOCC0/TCLKA/WUE10\*, P65/TIOCD0/TCLKB/WUE11\*, P66/TIOCE0/TCLKC/WUE12\*, P67/TIOCF0/TCLKD/WUE15\*, P60/EXIRQ8\*/TMIX, P61/EXIRQ9\*/TMIX, P62/EXIRQ10\*/SDA2, P63/EXIRQ11\*/SCL2, P64/EXIRQ12\*/EXSDAA, P65/EXIRQ13\*/EXSCLA, P66/EXIRQ14\*/EXSDAB, P67/EXIRQ15\*/EXSCLB, P60/EXIRQ6\*, P61/EXIRQ7\*, P62/FWE, P63/EXEXCL, P64/SMS\_INT\_L, P65/SMS\_ONOFF\_L.

Pin list for U5800 SMC H8S2116 (BGA, 4 of 4) including signals like G3-NC0, H3-NC1, K3-NC2, L3-NC3, M3-NC4, N3-NC5, P3-NC6, Q3-NC7, R3-NC8, S3-NC9, T3-NC10, U3-NC11, NC12-E15, NC13-A14, NC14-C12, NC15-C10, NC16-C5, NC17-A3, NC18-B8, NC19-E4, NC20-H4, NC21-M9, NC22-NB, J14-NC11.




LAYOUT NOTE: PLACE C5807 NEAR PIN F1

LAYOUT NOTE: PLACE R5899 AND C5820 NEAR SMC PIN N14,N15


SMC NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Apple Computer Inc. drawing information table with columns for Drawing Number (051-7164), Rev. (03001), Scale (NONE), and Sheet (51 OF 87).




Silk: "SMC RST"

SMC Crystal Circuit




Silk: "PWR BTN"


Debug Power Button




SMC AVREF Supply




SMC PWRGD Circuit




SMC 3.3V to 1.05V Level Shifting



SMC 1.05V to 3.3V Level Shifting



System (Sleep) LED Circuit




53C5 52D3 51D5 21C4 5C7	FWH_INIT_L	FWH_INIT_L	51D5 52D3 51D5 21C4 5C7
5582 52D3 51A7	SMC_PIV05S0_ISENSE	SMC_PIV05S0_ISENSE	51D5 52D3 51D5 21C4 5C7
5584 52D3 51D5	SMC_PIV5S0_NB_ISENSE	SMC_PIV5S0_NB_ISENSE	51D5 52D3 51D5 21C4 5C7
52D3 51B7 29C3 28C3 14B7	PM_EXTTTS_L	PM_EXTTTS_L	51D5 52D3 51D5 21C4 5C7
52D3 51C7	TP_SMC_SYS_LED	TP_SMC_SYS_LED	51D5 52D3 51D5 21C4 5C7
52D3 51A7	TP_SMC_ANALOG_ID	TP_SMC_ANALOG_ID	51D5 52D3 51D5 21C4 5C7
52D3 51B5	TP_SMC_BATT_VSET	TP_SMC_BATT_VSET	51D5 52D3 51D5 21C4 5C7
52D3 51B5	TP_SMC_SYS_VSET	TP_SMC_SYS_VSET	51D5 52D3 51D5 21C4 5C7
52D3 51B7	TP_SMC_FAN_2_CTL	TP_SMC_FAN_2_CTL	51D5 52D3 51D5 21C4 5C7
52D3 51B7	TP_SMC_FAN_2_TACH	TP_SMC_FAN_2_TACH	51D5 52D3 51D5 21C4 5C7
52D3 51B7	TP_SMC_FAN_3_CTL	TP_SMC_FAN_3_CTL	51D5 52D3 51D5 21C4 5C7
52D3 51B7	TP_SMC_FAN_3_TACH	TP_SMC_FAN_3_TACH	51D5 52D3 51D5 21C4 5C7
52D3 51C7	TP_SMC_XDP_TCK	TP_SMC_XDP_TCK	51D5 52D3 51D5 21C4 5C7
51C7	TP_SMC_XDP_TMS	TP_SMC_XDP_TMS	51D5 52D3 51D5 21C4 5C7
52C3 51C7	TP_SMC_XDP_TRST_L	TP_SMC_XDP_TRST_L	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P20	TP_SMC_P20	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P21	TP_SMC_P21	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P22	TP_SMC_P22	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P23	TP_SMC_P23	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P26	TP_SMC_P26	51D5 52D3 51D5 21C4 5C7
52C3 51D7	TP_SMC_P27	TP_SMC_P27	51D5 52D3 51D5 21C4 5C7
52C3 51B5	TP_SMC_FF0	TP_SMC_FF0	51D5 52D3 51D5 21C4 5C7
52C3 51B5	TP_SMC_FF1	TP_SMC_FF1	51D5 52D3 51D5 21C4 5C7

51D5	SMC_TPM_GPIO1	SMC_TPM_GPIO1	60C6
51D5	SMC_TPM_GPIO2	SMC_TPM_GPIO2	60C6
51C7	SMC_TPM_PP	SMC_TPM_PP	60C6
51C5	SC_RX_L	SMC_RX_L	5C2 47B5 51C7 52B2 53B5
51C5	SC_TX_L	SMC_TX_L	5C2 47B5 51C7 52B2 53B4
51B7	SMC_EXCARD_OC_L	EXCARD_OC_L	5C1 6C1 6C3 22C4 22D8 48C3
51B7	SMC_USB_DEBUG_MUX	USB_DEBUGPRT_EN_L	47B3

51B5 23C3	SMC_INT_L	R5930	10K	5%	1/16W	MF-LF	402
60B7	SMC_TPM_RESET_L	R5931	10K	5%	1/16W	MF-LF	402
81C4 52C6 51C5 5A2	SMC_ONOFF_L	R5932	10K	5%	1/16W	MF-LF	402
81C4 51B5	SMC_LID	R5933	100K	5%	1/16W	MF-LF	402
51B5	SMC_FWE	R5934	10K	5%	1/16W	MF-LF	402
53B4 52B3 51C7 47B5 5C3	SMC_TX_L	R5935	10K	5%	1/16W	MF-LF	402
53B5 52B3 51C7 47B5 5C3	SMC_RX_L	R5936	100K	5%	1/16W	MF-LF	402
51B7 48C3	SYS_ONEWIRE	R5937	2.0K	5%	1/16W	MF-LF	402
68B2 51C5 5D1	SMC_BS_ALERT_L	R5938	100K	5%	1/16W	MF-LF	402
53B4 51B5 5C3	SMC_TMS	R5939	10K	5%	1/16W	MF-LF	402
53B4 51B5 5C3	SMC_TDO	R5940	10K	5%	1/16W	MF-LF	402
53B5 51B5 5C3	SMC_TDI	R5941	10K	5%	1/16W	MF-LF	402
53B5 51C5 5C3	SMC_TCK	R5942	10K	5%	1/16W	MF-LF	402
51B5	SMC_CPU_RESET_3_3_L	R5980	10K	5%	1/16W	MF-LF	402
51B5	SMC_XDP_TCK_3_3	R5981	10K	5%	1/16W	MF-LF	402
51B7	SMC_XDP_TDO_3_3	R5982	10K	5%	1/16W	MF-LF	402
69A3 51D7	SMC_BATT_TRICKLE_EN_L	R5943	10K	5%	1/16W	MF-LF	402
69A6 51D7	SMC_BATT_CHG_EN	R5944	10K	5%	1/16W	MF-LF	402
69A6 51D5 43C7	SMC_ADAPTER_EN	R5945	10K	5%	1/16W	MF-LF	402
51C5	SMC_CASE_OPEN	R5946	10K	5%	1/16W	MF-LF	402
69A6 69A6 51C5 48C3 581	SMC_BC_ACOK	R5947	470K	5%	1/16W	MF-LF	402
51B7 48C3 5C1	SMC_EXCARD_CP	R5948	10K	5%	1/16W	MF-LF	402
60C6 53B5 51C5 23C5 5C3	PM_SUS_STAT_L	R5983	100K	5%	1/16W	MF-LF	402
51C5 23C3 5C3	PM_SLP_S5_L	R5984	100K	5%	1/16W	MF-LF	402
51A7	SMC_MEM_ISENSE	R5985	100K	5%	1/16W	MF-LF	402

**SMC Support**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	52	87	



### LPC+ Debug Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	53		87

# GPU/Heat Pipe & Bottom Case Skin Thermal Sensor



# GPU Die Thermal Sensor



## Thermal Sensors

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	54 OF 87







CPU Voltage Sense / Filter




GPU Voltage Sense / Filter




PBUS Voltage Sense Enable & Filter




DCIN Current Sense Filter




Battery Current Sense Filter




CPU Current Sense Filter




GPU Current Sense Filter



1.5V S0 (NB) Current Sense Filter




1.05V S0 (NB) Current Sense Filter



Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits



Current & Voltage Sensing

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	55	87	



R6309 IS NOT NEEDED WHEN SHARING SPI FLASH WITH ICH7M AND TEKOA(LAN CHIP)


R6307 AND R6306 SHOULD BE PLACED LESS THAN 100 MILS FORM ICH7M  
 R6303 SHOULD BE PLACED LESS THAN 100 MILS FORM FLASH ROM

**SPI BOOTROM**  
 SYNC\_MASTER=M59\_MLB      SYNC\_DATE=08/08/2006


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHET 56	OF 87


### Left ALS Filter



### Right ALS Circuit



### Keyboard LED Driver



### ALS Support


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	57	87	



**Fan Connectors**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER <b>051-7164</b>	REV. <b>03001</b>
	SCALE NONE	SHT 58	OF 87



Desired orientation when placed on board top-side:




Desired orientation when placed on board bottom-side:



M59 placement: Bottom-side

Sudden Motion Sensor (SMS)  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT		OF
NONE	59		87



**TPM**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	60	87	






DPRSLPVR	DPRSTP*	PSI*	Operation Mode	
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	1	0	1-Phase	DCM

U7530	ISL9504CRZ	QFN
BOOT1	36	IMVP6_BOOT1
BOOT2	26	IMVP6_BOOT2
UGATE1	35	IMVP6_UGATE1
UGATE2	34	IMVP6_UGATE2
PGND1	33	(GND)
ISEN1	24	IMVP6_ISEN1
UGATE2	27	IMVP6_UGATE2
PHASE2	28	IMVP6_PHASE2
PGND2	29	(GND)
ISEN2	23	IMVP6_ISEN2
VSUM	19	IMVP6_VSUM
OCSET	8	IMVP6_OCSET
VO	18	IMVP6_VO
DROOP	16	IMVP6_DROOP
DFB	17	IMVP6_DFB
VSEN	14	IMVP6_VSEN
RTN	15	IMVP6_RTN
		GND
		TPAD

**CPU VCore Current Sense**



$V_{out} = Gain * ((2.1 \text{ mV/A} * I_{load}) + V_{offset})$   
 $V_{offset} = (V_{drp\_offset} * K_{droop}) + V_{amp\_offset}$   
 $Gain = R_c / (R_a + R_b)$   
 $V_{offset \text{ worst-case}} = -2.3mV (+/- -1A \text{ offset})$   
 $V_{out @ 36A} = 2.44V - 2.60V$


**IMVP6 CPU VCore Regulator**


SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	61	87





Vout = 4.98V  
11.5A max output  
(Q7621 limit)

Vout = 1.49V  
8A max output  
(L7660 & Q7660 limit)

$$Vout = 0.8V * (1 + Ra / Rb)$$

Connect to RUNSS pins to control outputs.  
If unconnected, powers up with VIN.  
NOTE: Be aware of pull-ups to VIN on these signals.

5V S0 FET

5V S3 FET


**5V / 1.5V Power Supply**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	62	87	


D

D


### 2.5V S3 Regulator



### 2.5V S0 FET




### 2.5V D3Cold FET




C

C

### 1.2V S3 Regulator



### 1.2V D3Cold FET



Connect RUNSS off-page to control  
If unconnected, powers up with PVIN.  
NOTE: Be aware of pull-up on this signal.

B


B

A


A

**2.5V & 1.2V Regulators**  
 SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	REV.
NONE	63	87	



1.8V D3Cold FET



**1.8V Supply**

SYNC\_MASTER=(MASTER)      SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**



THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	64	87	



**3.3V / 1.05V Power Supplies**

SYNC\_MASTER=M59\_MLB SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	65	87	




# Power Control Signals



## 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425  
200mA max output  
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

## 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation




### Unused PG0OD Signals

66C1 62B3 TP_P5V_P1V5_PG0OD	TP_P5V_P1V5_PG0OD	62B3 66C2
66C1 64B4 TP_P1V8S3_PG0OD	TP_P1V8S3_PG0OD	64B4 66C2

## Other S0 Rails PWRGD Circuit

Does not include D3C rails for GPU!!



LTC2903 guaranteed threshold is 93.5% (3.055V, 4.725V, 2.325V, 0.840V)

### 3.3V G3Hot Supply & Power Control


SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT 66 OF 87	





### Power Aliases


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	APPLE COMPUTER INC.		REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	67	87	


### DC-In Connector



### Inrush Limiter



### Battery Connector



#### DC-In & Battery Connectors

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	68	87	

# PBus Supply & Battery Charger



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1510	1	ISL6257H, BATT CHGR, 28P, QFN, LF	U8300	CRITICAL	ISL6257H
116S0004	1	0 OHM, 5%, 1/16W, 0402, SMD, LF	R8304		ISL6257H


## Battery Charge FET



PBus Supply & Batt. Charger  
 SYNC\_MASTER=M59\_L10 SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	69	87	




**ATI M56 PCI-E**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SHEET 70 OF 87	




## GPU VCore Current Sense

### GPU VCore Supply




### Back-Bias Positive Supply

Back-bias positive supply provides VDDC + 0.5V when active. When inactive, provides VDDC based on BBP voltage. NOTE: BBP tracks VDDC based on GPU voltage GP10.



### Back-Bias Negative Supply

Back-bias negative supply provides VSS - 0.55V when active. When inactive, provides VSS to BBN pins.



### GPU (M56) Core Supplies

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	71	87	

Page Notes


Power aliases required by this page:  
 - =PP1V5\_GPU\_VDDI5  
 - =PP1VR1V3\_GPU\_VCORE

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

D  
C  
B  
A

D  
C  
B  
A



**ATI M56 Core Power**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)


**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	72 OF 87



Page Notes

Power aliases required by this page:
- =PP1V8R2V0\_S0\_FB\_GPU
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



D

D

C

C

B

B

A

A


ATI M56 Frame Buffer I/F
SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, PART. Values: D, 051-7164, 03001, NONE, 73 OF 87.



APPLE COMPUTER INC.



ROMCFGID[3..0]  
 0000 = 128MB  
 0010 = 256MB  
 0100 = 64MB  
 0110 = Reserved

7702 7706 7787 7482 7104 7188 7184 67A5 67A3 65C7 PP3V3 D3C  
 82D7 82A7 80D5 80B2

Signal	Configuration	Component	Value	Notes
GPU GPIO 0	IPD	R8800	10K	
GPU GPIO 1	IPD	R8802	10K	
GPU GPIO 2	VDD_VCL	R8804	10K	
GPU GPIO 3				Reserved
GPU GPIO 4	IPD	R8806	10K	
GPU GPIO 5				Reserved
GPU GPIO 6				Reserved
GPU BLON	ENA_BL	R8801	10K	GPU DEEMPH_EN
GPU GPIO 8	ROMSO	R8803	10K	Reserved
GPU GPIO 9	IPD	R8805	10K	ROMIDCFG[3]
TP GPU GPIO 10	ROMSCK	R8808	10K	TP GPU GPIO 10
GPU GPIO 11	IPD	R8809	10K	Required for debug access
GPU GPIO 12	IPD	R8810	10K	Required for debug access
GPU GPIO 13	IPD	R8811	10K	Required for debug access
NC GPU GPIO 14				NC GPU GPIO 14
GPU VCORE LOW				GPU VCORE LOW
GPU CLK27MSS IN				GPU CLK27MSS IN
NC GPU GPIO 17				NC GPU GPIO 17
NC GPU GPIO 18				NC GPU GPIO 18
NC GPU GPIO 19				NC GPU GPIO 19
NC GPU GPIO 20				NC GPU GPIO 20
NC GPU GPIO 21				NC GPU GPIO 21
NC GPU GPIO 22				NC GPU GPIO 22
NC GPU GPIO 23				NC GPU GPIO 23
GPU MEM 256M				GPU MEM 256M
NC GPU GPIO 25				NC GPU GPIO 25
NC GPU GPIO 26				NC GPU GPIO 26
GPU MEMID				GPU MEMID
NC GPU GPIO 28				NC GPU GPIO 28
NC GPU GPIO 29				NC GPU GPIO 29
NC GPU GPIO 30				NC GPU GPIO 30
NC GPU GPIO 31				NC GPU GPIO 31
NC GPU GPIO 32				NC GPU GPIO 32
NC GPU GPIO 33				NC GPU GPIO 33
NC GPU GPIO 34				NC GPU GPIO 34

Renamed signals


GPU CLK27M	GPU CLK27M
NC GPU XTALOUT	NC GPU XTALOUT
NC ATI ROMCS_L	NC ATI ROMCS_L
NC FB A MA12	NC FB A MA12
NC FB B MA12	NC FB B MA12
NC GPU GENERICA	NC GPU GENERICA
NC GPU GENERICB	NC GPU GENERICB
NC GPU GENERICC	NC GPU GENERICC
NC GPU VGA_R	NC GPU VGA_R
NC GPU VGA_G	NC GPU VGA_G
NC GPU VGA_B	NC GPU VGA_B
TP GPU VGA HSYNC	TP GPU VGA HSYNC
TP GPU VGA VSYNC	TP GPU VGA VSYNC
NC GPU TV_Y	NC GPU TV_Y
NC GPU TV_C	NC GPU TV_C
NC GPU TV_COMP	NC GPU TV_COMP
NC LVDS_U_DATAP<3>	NC LVDS_U_DATAP<3>
NC LVDS_U_DATAN<3>	NC LVDS_U_DATAN<3>
NC LVDS_L_DATAP<3>	NC LVDS_L_DATAP<3>
NC LVDS_L_DATAN<3>	NC LVDS_L_DATAN<3>
NC ATI DVPCCLK	NC ATI DVPCCLK
NC ATI DVPCNTL<2..0>	ATI DVPCNTL<2..0>
NC ATI DVPCNTL<15..0>	ATI DVPCNTL<15..0>

Unused signals

Required for debug access

TP ATI DVPCNTL<23..16>

Also required: GPIO10 - GPIO13




GPU Straps		
SYNC_MASTER=M57_MLB_MG	SYNC_DATE=08/08/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	74	87	

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



NOTE: U8900 DQ0-7 MUST connect to GPU DQA0-7 or DQA8-15. Bits can be swapped within byte-lane, but software must know how these bits are mapped for GPU to support GDDR3 vendor/device identification scheme.

**GDDR3 Frame Buffer A**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
 - =PP1V8\_S0\_FB\_VDD  
 - =PP1V8\_S0\_FB\_VDDQ

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



**GDDR3 Frame Buffer B**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	76	87	



**Page Notes**

Power aliases required by this page:  
 - =PP3V3\_GPU\_GPIOS  
 - =PP2V5\_PVDD  
 - =PP1V8\_GPU\_LVDS\_PLL

Signal aliases required by this page:  
 - =I2C\_GPU\_TMDS\_SDA - I2C data line for external TMDS transmitters  
 - =I2C\_GPU\_TMDS\_SCL - I2C clock line for external TMDS transmitters


BOM options provided by this page:  
 (NONE)

D

C

B

A



D

C

B

A

**ATI M56 GPIO/DVO/Misc**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	NONE	SHT	77 OF 87

Page Notes

Power aliases required by this page:  
 - =PP2V5\_S0\_GPU  
 - =PP1V8R2V5\_S0\_GPU\_LVDDR

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
Y	G	Y
C	R	Pr
Comp	B	Pb


ATI M56 Video Interfaces

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	78	87	



ELECTRICAL_CONSTRAINT_SET	NET_TTYPE			
	SPACING	PHYSICAL		
	VGA	VGA	GPU_R2	78B3 80C3
	VGA	VGA	GPU_G2	78B3 80C3
	VGA	VGA	GPU_B2	78B3 80C3
	LVDS	LVDS	LVDS_U_CLK_P	6A1 6A2 78B3 82B8 82C3
	LVDS	LVDS	LVDS_U_CLK_N	6A1 6A2 78B3 82B8 82C3
	LVDS	LVDS	LVDS_U_DATA_P<2..0>	6A1 6B1 6B2 78B3 82B3 82C3 82C8
	LVDS	LVDS	LVDS_U_DATA_N<2..0>	6A1 6B1 6B2 78B3 82C3 82C8
	LVDS	LVDS	LVDS_L_CLK_P	6B1 6B2 78A3 82C3 82C8
	LVDS	LVDS	LVDS_L_CLK_N	6B1 6B2 78A3 82C3 82C8
	LVDS	LVDS	LVDS_L_DATA_P<2..0>	6B1 6B2 78A3 82C3 82D8
	LVDS	LVDS	LVDS_L_DATA_N<2..0>	6B1 6B2 78A3 82C3 82D8
	LVDS	LVDS	LVDS_U_CLK_CONN_P	79C2 82C1
	LVDS	LVDS	LVDS_U_CLK_CONN_N	79C2 82C1
	LVDS	LVDS	LVDS_U_DATA_CONN_P<2..0>	79C2 79C3 79B2 81B3 82D1
	LVDS	LVDS	LVDS_U_DATA_CONN_N<2..0>	79C2 82C1 82D1
	LVDS	LVDS	LVDS_L_CLK_CONN_P	79C2 82C1
	LVDS	LVDS	LVDS_L_CLK_CONN_N	79C2 82C1
	LVDS	LVDS	LVDS_L_DATA_CONN_P<2..0>	79C2 82C1
	LVDS	LVDS	LVDS_L_DATA_CONN_N<2..0>	79C2 82C1
	TMDS	TMDS	TMDS_CLK_P	78C3 80B8 87B4
	TMDS	TMDS	TMDS_CLK_N	78C3 80C8 87B4
	TMDS	TMDS	TMDS_DATA_P<5..3>	78C3 80A8 80B8 87A4
	TMDS	TMDS	TMDS_DATA_N<5..3>	78C3 80A8 80B8 87A4
	TMDS	TMDS	TMDS_DATA_P<2..0>	78C3 80C8 80D8 87A4
	TMDS	TMDS	TMDS_DATA_N<2..0>	78C3 80C8 80D8 87A4

**INVERTER INTERFACE**

**LCD (LVDS) INTERFACE**

**Internal Display Connectors**  
 SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SCALE	DRAWING NUMBER		REV.
	D 051-7164		03001
NONE	SHT	79	OF 87



### TMDS Filtering

Place termination components close to GPU, common mode chokes near connector.

### VGA SYNC BUFFERS







PLACE U9750 & U9751 CLOSE TO DVI CONNECTOR

### DVI INTERFACE

DVI DDC CURRENT LIMIT  
(55mA requirement per DVI spec)

ANALOG FILTERING  
PLACE CLOSE TO CONNECTOR

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	SPACING	PHYSICAL		
	TMDS	TMDS	TMDS_CLK_R_P	80B7
	TMDS	TMDS	TMDS_CLK_R_N	80C7
	TMDSCONN	TMDSCONN	TMDS_CLK_F_P	80A5 80B6 87A4
	TMDSCONN	TMDSCONN	TMDS_CLK_F_N	80A5 80C6 87A4
	TMDSCONN	TMDSCONN	TMDS_DATA_F_P<5..0>	80A6 80B3 80B5 80B6 80C6 80D6 87A4
	TMDSCONN	TMDSCONN	TMDS_DATA_F_N<5..0>	80A6 80B3 80B5 80B6 80C6 80D6 87A4



**External Display Connector**  
 SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	80	87	

8

7

6

5

4

3


2

1


D

D

### IR & Sleep LED Connector




### Top-Case Connector



C

C

### Bluetooth (M13P) & SATA HDD Flex Connector



B

B

A

A

#### M57 SPECIFIC CONNECTORS

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	81	87	

8

7

6

5

4


3

2


1

# LVDS Interface Pull-downs

NOTE: These parts are to counter an invalid state caused by the M56 part. Bias voltage is present on LVDS interface pins even when they should be tri-stated to meet panel power sequence requirements. Resulting pump-up in LCD panel can cause startup and long-term reliability issues. Pull-down resistors reduce the pump-up in the panel, though some voltage will still be seen on LVDS signals when they should be 0V.




# PGOOD Monitor for GPU Rails



LTC2903 guaranteed threshold is 93.5% (3.055V, 2.325V, 1.685V, 1.120V)


# LVDS Mux Selection Qualification

Enables the GPU LVDS path in the mux with the qualification that the GPU has turned on panel power and that the panel power has risen to (near) 3.3V. This should eliminate need for LVDS pulldowns




Divider set to rise to 1.88V nom/1.74V min when panel power is at 3.3V/3.315V. Schmitt trigger voltage max is 1.70V (@2.625V Vcc). R9981 can also be used as pad for cap, creating an RC filter.


# GPU DDC Pass FETs



# LVDS I/F Mux



# Panel/Backlight Control Mux



**LVDS Interface Pull-downs**  
 SYNC\_MASTER=M57\_MLB\_MG SYNC\_DATE=08/08/2006  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	82	87

8

7

6

5

4

3

2

1

Revision History

D

D

C

C


B

B

A

A

Revision History	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7164	REV. 03001
	SCALE NONE	SH# 83	OF 87

8

7

6

5

4

3

2

1

**FSB (Front-Side Bus) Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.  
 Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.  
 Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.  
 DSTB complementary pairs are spaced 3:1, even in constraint areas.

Design Guide recommends each strobe/signal group is routed on the same layer.  
 Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.  
 NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.2 & 4.3

**CPU Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_27O1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_OTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.  
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 4.4, 4.6.2, & 5.8.2.4

**DDR2 Memory Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	Y	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	Y	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	Y	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

Need to support MEM\_\*-style wildcards!

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 6.2

**PCI-Express / DMI Bus Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 7.2, 9.2 & 10.5.2

**Disk Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Sections 10.6 & 10.7.2

**Audio Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
AUDIO_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

**USB 2.0 Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB2_90D	*	Y	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB2	*	=4:1_SPACING	?
USB2_CLK	*	25 MIL	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.10.1.2

**Internal Interface Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.17.1.1

**Clock Signal Constraints**

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

**Napa Platform Constraints**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	84	87	

### GDDR3 (Frame Buffer) Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FB_35_TO_55S	*	Y	=35_OHM_SE	=55_OHM_SE	=35_55_OHM_SE	=STANDARD	=STANDARD
FB_40S	*	Y	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
FB_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FB_75D	*	Y	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF	=75_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FB_ADCTRL	*	=2.5:1_SPACING	?
FB_CLK	*	=2.5:1_SPACING	?
FB_DATA	*	=2.5:1_SPACING	?

ADDR/CTRL lines should route 35-ohms to T, then 55-ohms to each VRAM device.  
 CTRL lines are 55-ohm single-ended impedance.  
 DQ/DQM/DQS lines are 40-ohm single-ended impedance.

NOTE: CLK lines are specified in Layout Guide as 40-ohm single-ended. We treat as 75-ohm differential.  
 NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
TMDS_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_75S	*	Y	=75_OHM_SE	=75_OHM_SE	=75_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	=3:1_SPACING	?
TMDS	*	=3:1_SPACING	?
VGA	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS_PAIR2PAIR	*	25 MIL	?
TMDS_PAIR2PAIR	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	LVDS	*	LVDS_PAIR2PAIR
TMDS	TMDS	*	TMDS_PAIR2PAIR

LVDS and TMDS signals are 100-ohm +/- 10% differential impedance.  
 LVDS and TMDS pairs should be kept at least 25 mils apart.  
 Ground shields can be used around each pair if spacing cannot be met.  
 VGA should be routed as close to 75-ohms single-ended impedance as possible.  
 VGA signals should be kept at least 15 mils from other traces.  
 Ground shields recommended around VGA signals.

NOTE: Layout Guide does not specify LVDS/TMDS spacing to other traces other than "do not run close"

SOURCE: ATI Layout Guide, Rev 0.5 (DSG-216MOBRADEON-05), Sections 7 & 8.1.2.

### High-Speed I/O Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	Y	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
FW_110D	*	Y	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET	*	=3:1_SPACING	?
FW	*	=3:1_SPACING	?

note

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

### More System Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7164	03001
SCALE	SHT	OF
NONE	85	87



M9 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (ALL OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM					
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.124 MM	0.124 MM					
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM					
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM					
40_OHM_SE	*	Y	0.131 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.230 MM					
35_OHM_SE	*	Y	0.165 MM	0.165 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM					
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
35_55_OHM_SE	TOP, BOTTOM	Y	0.230 MM	0.100 MM					
35_55_OHM_SE	*	Y	0.165 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
Unsupported rule									
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	Y	0.149 MM	0.149 MM	=STANDARD	0.125 MM	0.125 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
75_OHM_DIFF	*	Y	0.131 MM	0.131 MM	=STANDARD	0.125 MM	0.125 MM		
75_OHM_DIFF	TOP, BOTTOM	Y	0.161 MM	0.161 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
80_OHM_DIFF	*	Y	0.115 MM	0.111 MM	=STANDARD	0.125 MM	0.125 MM		
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
85_OHM_DIFF	*	Y	0.101 MM	0.101 MM	=STANDARD	0.125 MM	0.125 MM		
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	Y	0.102 MM	0.102 MM	=STANDARD	0.220 MM	0.220 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	Y	0.080 MM	0.080 MM	=STANDARD	0.200 MM	0.200 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
110_OHM_DIFF	*	Y	0.077 MM	0.077 MM	=STANDARD	0.330 MM	0.330 MM		
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FB_CLK	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

Allow 0.1 MM on blind-to-buried via dogbones (layers 2 & 11)

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	ISL2, ISL11	0.1 MM	?
1.8:1_SPACING	ISL2, ISL11	0.1 MM	?
2:1_SPACING	ISL2, ISL11	0.1 MM	?
2.5:1_SPACING	ISL2, ISL11	0.1 MM	?
3:1_SPACING	ISL2, ISL11	0.1 MM	?
4:1_SPACING	ISL2, ISL11	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	ISL2, ISL11	0.1 MM	?
CLK_PCIE	ISL2, ISL11	0.1 MM	?
CLK_MED	ISL2, ISL11	0.1 MM	?
CLK_SLOW	ISL2, ISL11	0.1 MM	?
CPU_COMP	ISL2, ISL11	0.1 MM	?
CPU_OTLREF	ISL2, ISL11	0.1 MM	?
CPU_VCCSENSE	ISL2, ISL11	0.1 MM	?
DMI	ISL2, ISL11	0.1 MM	?
LVDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
MEM_ZOTHER	ISL2, ISL11	0.1 MM	?
PCIE	ISL2, ISL11	0.1 MM	?
SATA	ISL2, ISL11	0.1 MM	?
TMDS_PAIR2PAIR	ISL2, ISL11	0.1 MM	?
VGA	ISL2, ISL11	0.1 MM	?

Rules for "Topology #3" for FSB signals, Napa DG tables 4-7 & 4-12.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE
FSB_ADDR1ADDR_OVERRIDE	* OVERRIDE	=STANDARD_OVERRIDE	? OVERRIDE
FSB_ADSTB_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE
FSB_ADDR2ADSTB_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE
FSB_DATA2DATA_OVERRIDE	* OVERRIDE	=STANDARD_OVERRIDE	? OVERRIDE
FSB_DSTB_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE
FSB_DATA2DSTB_OVERRIDE	* OVERRIDE	=2:1_SPACING_OVERRIDE	? OVERRIDE

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS	*	LVDS_100D
TMDS	*	TMDS_100D
TMDSCONN	*	TMDS_100D
VGA	*	VGA_75S

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_ZOTHER_OVERRIDE	* OVERRIDE	0.5 MM OVERRIDE	? OVERRIDE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_2PCI_OVERRIDE	* OVERRIDE	0.1 MM OVERRIDE	? OVERRIDE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	PCI	*	PCI_2PCI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENETCONN	*	*	ENET
TMDSCONN	*	*	TMDS

"Stale" physical / spacing types

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ANALOG	*	*	FSB_COMMON
FSB_P2MM	*	*	FSB_COMMON
I2C	*	*	SMB
GND	*	*	STANDARD
MEM_PP1V8_S3	*	*	STANDARD
FB_PP1V8	*	*	STANDARD

FSB_ANALOG
FSB_P2MM
I2C
GND
MEM_PP1V8_S3
FB_PP1V8
PCI
PCI_55S

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D_OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

M9 Spacing & Physical Constraints

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	86	87	





**M57 NET PROPERTIES**

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7164	03001
SCALE	SHT	OF	
NONE	87	87	