

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

# SCHEM, WANAKA, M88 MLB

## EVT 08/30/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
11		52905	ENGINEERING RELEASE		
				DATE	DATE
				08/30/07	

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	(T9_MLB)	08/23/2006
3	Power Block Diagram	(MASTER)	(MASTER)
4	Power Block Diagram	N/A	N/A
5	BOM Configuration	N/A	N/A
6	Revision History	N/A	N/A
7	Functional / ICT Test	MASTER	MASTER
8	Power Aliases	(MASTER)	(MASTER)
9	Signal Aliases	(T9_MLB)	08/23/2006
10	CPU FSB	M87_MLB	08/28/2007
11	CPU Power & Ground	M87_MLB	08/28/2007
12	CPU Decoupling & VID	M87_MLB	08/28/2007
13	eXtended Debug Port (XDP)	T9_NOME	01/22/2007
14	NB CPU Interface	T9_NOME	01/25/2007
15	NB PEG / Video Interfaces	T9_NOME	03/19/2007
16	NB Misc Interfaces	T9_NOME	01/25/2007
17	NB DDR2 Interfaces	T9_NOME	01/25/2007
18	NB Power 1	T9_NOME	01/25/2007
19	NB Power 2	T9_NOME	01/25/2007
20	NB Grounds	T9_NOME	01/25/2007
21	NB Standard Decoupling	M87_MLB_X	07/19/2007
22	NB Graphics Decoupling	M87_MLB	08/28/2007
23	SB Enet, Disk, FSB, LPC	T9_NOME	01/25/2007
24	SB PCI, PCIE, DMI, USB	M87_MLB	08/28/2007
25	SB Pwr Mgt, GPIO, Clink	M87_MLB	08/28/2007
26	SB Power & Ground	T9_NOME	01/25/2007
27	SB Decoupling	M87_MLB	08/28/2007
28	SB Misc	M87_MLB	08/28/2007
29	Clock (CK505)	T9_NOME	01/25/2007
30	Clock Termination	M87_MLB	08/28/2007
31	DDR2 SO-DIMM Connector A	M87_MLB	08/28/2007
32	DDR2 SO-DIMM Connector B	M87_MLB	08/28/2007
33	Memory Active Termination	(MASTER)	(MASTER)
34	Left I/O Board Connector	(MASTER)	(MASTER)
35	Ethernet (Yukon)	T9_NOME	01/25/2007
36	Yukon Power Control	T9_NOME	03/19/2007
37	Ethernet Connector	M87_MLB	08/28/2007
38	FireWire Link (TSB83AA22)	M87_MLB	08/28/2007
39	FireWire PHY (TSB83AA22)	M87_MLB	08/28/2007
40	FireWire Port Power	M87_MLB	08/28/2007
41	FireWire Ports	M87_MLB	08/28/2007
42	PATA Connector	M75_MLB	12/07/2006
43	External USB Connector	M87_MLB	08/28/2007
44	Left Clutch Barrel Interconnect	M87_MLB	08/28/2007
45	SMC	M87_MLB	08/28/2007


Page	Contents	Sync	Date
46	SMC Support	M87_MLB	08/28/2007
47	LPC+ Debug Connector	M87_MLB	08/28/2007
48	SMBus Connections	(MASTER)	(MASTER)
49	Current & Voltage Sensing	M87_MLB	08/28/2007
50	Current Sensing	M87_MLB	08/28/2007
51	Thermal Sensors	M87_MLB	08/28/2007
52	Fan Connectors	M87_MLB	08/28/2007
53	Current & Thermal Sensors	M87_LIO	08/23/2007
54	ALS Support	M87_MLB	08/28/2007
55	Sudden Motion Sensor (SMS)	M87_MLB	08/28/2007
56	SPI BootROM	T9_NOME	01/25/2007
57	DC-In & Battery Connectors	(MASTER)	(MASTER)
58	Power FETs	M87_MLB	08/28/2007
59	IMVP6 CPU VCore Regulator	M87_MLB	08/28/2007
60	5V / 3.3V Power Supply	M87_MLB	08/28/2007
61	1.25V / 1.05V Power Supply	M87_MLB	08/28/2007
62	1.8V DDR2 Supply	M87_MLB	08/28/2007
63	1.5V Power Supply	M87_MLB	08/28/2007
64	FW PHY Power Supplies	M87_MLB	08/28/2007
65	3.425V G3Hot Supply & Power Control	M87_MLB	08/28/2007
66	PBus Supply & Batt. Charger	M87_LIO	08/23/2007
67	NV G84M PCI-E	M87_MLB	08/28/2007
68	NV G84M Core/FB Power	M87_MLB	08/28/2007
69	NV G84M Frame Buffer I/F	M87_MLB	08/28/2007
70	GDDR3 Frame Buffer A (Top)	M87_MLB	08/28/2007
71	GDDR3 Frame Buffer B (Top)	M87_MLB	08/28/2007
72	NV G84M GPIO/MIO/Misc	M87_MLB	08/28/2007
73	GPU Straps	M87_MLB	08/28/2007
74	NV G84M Video Interfaces	M87_MLB	08/28/2007
75	GPU (G84M) Core Supply	M87_MLB	08/28/2007
76	LVDS Display Connector	M87_MLB	08/28/2007
77	GDDR3 Frame Buffer A (Bot)	M87_MLB	08/28/2007
78	GDDR3 Frame Buffer B (Bot)	M87_MLB	08/28/2007
79	1.8V FB Power Supply	M87_MLB	08/28/2007
80	DVI Display Connector	M87_MLB	08/28/2007
81	Project Specific Connectors	(MASTER)	(MASTER)
82	LCD Backlight Support	M87_LIO	08/23/2007
83	CPU/FSB Constraints	T9_NOME	01/25/2007
84	NB Constraints	T9_NOME	01/25/2007
85	Memory Constraints	T9_NOME	01/25/2007
86	SB Constraints (1 of 2)	T9_NOME	01/25/2007
87	SB Constraints (2 of 2)	T9_NOME	01/25/2007
88	Clock & SMC Constraints	M87_MLB	08/28/2007
89	FireWire Constraints	T9_NOME	01/25/2007

Page	Contents	Sync	Date
90	GPU (G84M) Constraints	M87_MLB	08/28/2007
91	Project Specific Constraints	M87_MLB	08/28/2007
92	PCB Rule Definitions	M87_MLB	08/28/2007

### Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7431	1	SCHEM, WANAKA, M88	SCH	CRITICAL	
820-2262	1	PCBF, WANAKA, M88	PCB	CRITICAL	

DRAWING  
TITLE=MLB  
ABBREV=DRAWING  
LAST\_MODIFIED=Thu Aug 30 11:04:59 2007

DIMENSIONS ARE IN MILLIMETERS		METRIC		APPLE INC.	
XX :	_____			NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
X.XX :	_____	DRAPFER	DESIGN CK		
X.XXX :	_____	ENG APPD	MFG APPD		
ANGLES :	_____	QA APPD	DESIGNER		
DO NOT SCALE DRAWING		RELEASE	SCALE	TITLE	
 THIRD ANGLE PROJECTION		MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D	DRAWING NUMBER	
				051-7431	
				REV. 11	
				SHT 1 OF 109	





8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

8

7

6

5

4

3

2

1

### Power Block Diagram

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	4	109

8

7

6

5

4

3

2

1

### BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9092	PCBA, 2.6GHZ, 512VRAM-HY, M88	M88_COMMON, CPU_2_6GHZ, FB_512_HYNIX, EEE_Z3K
630-9093	PCBA, 2.6GHZ, 512VRAM-SAM, M88	M88_COMMON, CPU_2_6GHZ, FB_512_SAMSUNG, EEE_Z3L

### BOM Groups

BOM GROUP	BOM OPTIONS
M88_COMMON	COMMON, ALTERNATE, M88_COMMON1, M88_COMMON2, M88_DEBUG, M88_PROGPARTS
M88_COMMON1	BKLT_INV, ISL9504B, ONEWIRE_PU, GPUVID_1P23V
M88_COMMON2	PLV8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN, GPU_TMP401
M88_DEBUG	SMC_DEBUG_YES, XDP, XDP_CONN, LPCPLUS
M88_PROGPARTS	BOOTROM_PROG, SMC_PROG, HDCP

BOM GROUP	BOM OPTIONS
FB_256_SAMSUNG	VRAM4, VRAM_16M, VRAM_SAMSUNG, VRAM_256_SAMSUNG
FB_256_HYNIX	VRAM4, VRAM_16M, VRAM_HYNIX, VRAM_256_HYNIX
FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG
FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX

### Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3K]	CRITICAL	EEE_Z3K
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3L]	CRITICAL	EEE_Z3L

### Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3539	1	IC, PDC, SR, ES2, B1, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ
337S3538	1	IC, PDC, SR, ES2, B1, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ
338S0388	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL	NONE HDCP
338S0509	1	IC, GPU, NV, G84M, BGA	U8000	CRITICAL	HDCP
338S0432	1	IC, NB, CHESTLINE, GM, CO, PRO, ROHS-SPECIAL, 965PM	U1400	CRITICAL	
338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL	
353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B
359S0130	1	IC, SLQ2AP101, LW PWR CLK GEN, CK505, QFN68	U2900	CRITICAL	
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	

338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK
341S2194	1	IC, SMC, DEVELOPMENT, M88	U4900	CRITICAL	SMC_PROG
335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK
341S2192	1	IC, EFI ROM, DEVELOPMENT, M87	U6100	CRITICAL	BOOTROM_PROG

333S0423	4	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG
333S0423	8	IC, SGRAM, GDDR3, 16MX32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG
333S0424	4	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX
333S0424	8	IC, SGRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX

### Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0011	157S0030		ALL	See alt to TR/BitTech magnetice
152S0476	152S0276		ALL	Inductor alternate
138S0603	138S0602		ALL	Make alt to Samsung 20P Ananillo caps
353S1681	353S1294		ALL	TI alternate to National
376S0543	376S0466		ALL	See alternate to Williams 88483

### BOM Configuration

SYNC\_MASTER=N/A SYNC\_DATE=N/A

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	5	109

8

7

6

5

4

3

2

1

Proto:

0.0.1:  
05/21/07 -- Initial branch from M76 production. Basic part number clean up.  
0.1.0:  
05/22/07 -- GPU Vcore: Removed Power control circuitry  
05/22/07 -- Sync'd to M87 MLB rev 0.4.0  
0.2.0:  
06/05/07 -- GPU Vcore: Removed redundant feedback points  
06/05/07 -- GPU Vcore: Replaced 2 B case 330uF caps (which don't fit the MCO) with 1 D2T 330uF cap  
0.3.0:  
06/06/07 -- GPU FB: Updates from M87 to enable 512 MB VRAM config  
06/06/07 -- Left Clutch I/C: Removed SIM connector  
06/20/07 -- Sync'd to M87 0.6.0 for lots of updates  
1.0.0:  
06/27/07 -- Left Clutch I/C: Removed mic power connections and added dedicated RST\_L and LDO\_EN for camera  
06/27/07 -- PCBAs: Completed PCBA part number/EEE code assignment  
06/27/07 -- Power Aliases: Removed PP1V8\_S0 entirely and folded PP1V25\_GPU into PP1V25\_S0  
06/28/07 -- Sync'd to M87 0.9.0 for new power supply, GPU, and NB updates  
06/29/07 -- Modules: Added PDC CPU APNs  
06/29/07 -- Power Supplies: Removed NB GFX Vcore regulator  
06/29/07 -- Power Aliases: Rehooked up new supplies  
06/29/07 -- Weekly BOM Release  
1.1.0:  
07/02/07 -- Left Clutch I/C: Tied reserved CCP2 signals to GND  
07/02/07 -- General cleanup of unconnected signals  
2.0.0:  
07/03/07 -- LIO I/C: Added I2S\_MIC\_SDA/SCL to pins 63/65 per Lio/flex pinout  
07/03/07 -- General cleanup of unconnected signals  
07/06/07 -- General cleanup of unconnected signals  
07/06/07 -- Weekly BOM Release  
2.1.0:  
07/10/07 -- Left Clutch I/C: Changed 0603 0 ohm resistors to resistor shorts  
07/10/07 -- Sync'd to M87 0.14.0  
2.2.0:  
07/11/07 -- Power Aliases: Corrected accidental merging of PP3V3\_S0 and PP3V3\_S0GPU  
07/11/07 -- Project Aliases: Changed PWM reset source from PLT\_RST\_L to GPU\_RESET\_L  
2.3.0:  
07/13/07 -- Page 82:Changed RX9892 to a short;Changed Q9806 to 376S0589,Q9807 TO 376S0502; Changed Q9807 gate aliasing (=BKLT\_PPBUS\_S0\_LCDBKLT\_EN);Changed Q9805 source alsiasing (=PP5V\_S0\_LCDBKLT)  
07/13/07 -- Page 50:Removed C5413,C5414  
07/13/07 -- Page 58:Chnaged Q7020 to 376S0514  
07/13/07 -- Page 63:Changed Reg Vcc to (=PP5V\_S5\_P1V5S0);Changed Q7620, Q7625 to one 376S0584;Changed L7620 to 152S0669;Changed C7632 to 128S0122; Changed R7605 to 114S0279  
07/13/07 -- Page 62:New design reduce Max. load from 18A to 12A, the real load is only 10A;Removed Q7535;Changed Q7536 to 376S0471; Changed R7510 to 114S0291  
07/13/07 -- Page 60:Changed Q7360, Q7365 to one 376S0584  
07/13/07 -- Page 8:Added aliase (=BKLT\_PPBUS\_S0\_LCDBKLT\_EN) TO (=PP5V\_S0\_FET)  
2.4.0:  
07/17/07 -- Page 5:Removed ISL6257H,CPU\_NTC\_B,changed VRAM\_256 TO VRAM\_16M from BOM group  
07/17/07 -- Page 9:Added test point aliase (TP\_EXTGPU\_PWR\_EN) on EXTGPU\_PWR\_EN  
07/17/07 -- Page 66:Removed R7973,C7930  
07/17/07 -- Page 75:Removed NO STUFF from R8922,R8924,corrected GPU Vcore setpoints table  
2.5.0:  
07/19/07 -- Page 5:Removed ISL6257H,CPU\_NTC\_B,changed VRAM\_256 TO VRAM\_16M from BOM group  
2.6.0:  
07/20/07 -- Removed GND\_CHASSIS\_BACKLIGHT and GND\_CHASSIS\_RTIO (both GND). I2S\_MIC\_SCL/SDA removed from J3400.  
2.7.0:  
07/24/07 -- Synced latest changes from M87 MLB.  
2.8.0:  
07/27/07 -- Changed VR5020 to APN 353S1912, VRAM Samsung 333S0423 and Hynix 333S0424, add BOM options GPU\_TMP401,HDCP  
2.9.0:  
07/27/07 -- Page 5:Changed GPU APN to 338S0509  
2.10.0:  
07/31/07 -- Synced latest changes from M87 MLB.  
2.11.0:  
07/31/07 -- Changed BOM option for GPU.  
3.0.0:  
08/01/07 -- Proto release  
3.1.0:  
08/01/07 -- Page 43: Added OMIT BOM option to Q4690 USB port power switch for changing to device with active high EN.  
08/01/07 -- Page 65: Changed R7851 to 10K. Added C7851 0.1uF cap.  
08/01/07 -- Page 73: Added GPU\_VCORE\_VID3 on GPIO8.  
08/01/07 -- Page 75: Added R898x pull up/down resistors on ISL6263 VID[3..0]. Added 0 ohms to connect GPU\_VCORE\_VID[3..0] TO SAME.  
3.2.0:  
08/01/07 -- Page 43: Deleted BOM option from D4600 Right USB ESD Diode so it will always be stuffed.  
08/01/07 -- Page 73: GPIO[14..11] are defined as GPU\_VCORE\_VID[3..0].  
08/01/07 -- Page 75: Removed circuitry for GPUVCORE\_VFB. Added BOM options on GFX VID pull up/down resistors.  
3.3.0:  
08/01/07 -- Page 75: Reconnected missing ground to C8901, R8905, C8904, R8906. Removed R8921 and R8922.  
08/01/07 -- Page 75: Updated GPU VCore tabels and VID settings.  
08/01/07 -- Page 75: Added GPU VID BOM groups to set initial GPU Vcore set point.  
4.0.0:  
08/01/07 -- Page 43: Changed Q4690 to TPS2069 via BOM table.  
08/01/07 -- ProtoSE release  
EVT:  
5.0.0:  
08/03/07 -- Page 5: Removed Q4690 BOM table entry. BOM table is on CSA pg. 46  
6.0.0 & 5.1.0:  
08/10/07 -- Synced to M87 MLB label 4.3.0  
08/10/07 -- Page 3: Revised power block diagram.  
08/10/07 -- Page 10-12: Updated U1000 CPU part number to reflect latest Penryn pin-out.  
08/10/07 -- Page 37: T3900,T3901 magnetics changed to 157S0053.  
08/10/07 -- Page 65: Changed L7810 3.425V G3 Hot inductor to 152S0301. R7070 changed from 100K to 10K.  
6.1.0:  
08/14/07 -- Synced to M87 MLB label 5.1.0  
08/14/07 -- Page 49: Changed Q5322 to SOT23 part same as M87.  
08/14/07 -- Page 75: Changed GPU VID pull up/downs to 2.2K ohms.  
6.2.0:  
08/16/07 -- Removed Rev B Silego clock chip as alternate.  
08/16/07 -- Page 51: Temp Sensors: Changed U5500 and U5570 to EMC1043-1 APN 353S1947.  
7.0.0:  
08/17/07 -- Page 48: Changed SMBus SMC "A" pull ups R5270 and R5271 to 3.3K to improve rise time on SCL..

D

D

C

C

B

B

A

A

11

SYNC\_MASTER=N/A SYNC\_DATE=N/A


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	6	109	

# Functional Test Points

## Fan Connectors

FUNC_TEST		
R430	TRUE	=PP5V_S0_FAN_LT 8 52
R431	TRUE	FAN_LT_PWM 52
R432	TRUE	FAN_LT_TACH 52
R433	TRUE	FAN_RT_PWM 52
R434	TRUE	FAN_RT_TACH 52

## LPC+ Debug Connector

FUNC_TEST		
R435	TRUE	=PP3V3_S5_LPCPLUS 8 47
R436	TRUE	=PP5V_S0_LPCPLUS 8 47
R437	TRUE	LPC_AD<0> 23 45 47
R438	TRUE	LPC_AD<1> 23 45 47
R439	TRUE	LPC_FRAME_L 23 45 47
R440	TRUE	PM_CLKRUN_L 25 45 47
R441	TRUE	BOOT_LPC_SPI_L 24 47
R442	TRUE	SMC_TMS 45 46 47
R443	TRUE	DEBUG_RESET_L 28 47
R444	TRUE	SMC_TRST_L 45 47
R445	TRUE	SMC_TDO 45 46 47
R446	TRUE	SMC_MD1 45 47
R447	TRUE	SMC_TX_L 43 45 46 47
R448	TRUE	FWH_INIT_L 47
R449	TRUE	PCI_CLK33M_LPCPLUS 30 47 88
R450	TRUE	LPC_AD<2> 23 45 47
R451	TRUE	LPC_AD<3> 23 45 47
R452	TRUE	INT_SERIRQ 25 45 47
R453	TRUE	PM_SUS_STAT_L 25 45 46 47
R454	TRUE	SMC_TDI 45 46 47
R455	TRUE	SMC_TCK 45 46 47
R456	TRUE	SMC_RESET_L 45 46 47
R457	TRUE	SMC_NMI 45 47
R458	TRUE	SMC_RX_L 43 45 46 47
R459	TRUE	LINDACARD_GPIO 25 47

## Left ALS

FUNC_TEST		
R460	TRUE	ALS_GAIN 34 45 54
R461	TRUE	LTALS_OUT 34 54
R462	TRUE	GND

## Thermal Diode Connectors

FUNC_TEST		
R463	TRUE	HSTHMSNS_D_P 51 91
R464	TRUE	HSTHMSNS_D_N 51 91
R465	TRUE	RSFTHMSNS_D_P 51 91
R466	TRUE	RSFTHMSNS_D_N 51 91
R467	TRUE	CEUTHMSNS_D2_P 51 91
R468	TRUE	CEUTHMSNS_D2_N 51 91

## System Validation TPs

FUNC_TEST		
R469	TRUE	CPU_PWRGD 10 13 23 83
R470	TRUE	CPU_DPSLP_L 7 10 23 83
R471	TRUE	PM DPRSLPVR 16 25 59 83
R472	TRUE	CPU_DPSLP_L 7 10 23 83
R473	TRUE	PM_LAN_ENABLE 25 45
R474	TRUE	PCI_RST_L 24 28
R475	TRUE	PM_RSMRST_L 25 45
R476	TRUE	PM_SB_PWROK 9 25 28
R477	TRUE	SB_RTC_RST_L 23 28
R478	TRUE	PM_STPCPU_L 25 29 30
R479	TRUE	PM_STPPCI_L 25 29 30
R480	TRUE	VR_PWRGD_CLKEN 25 28
R481	TRUE	VR_PWRGD_DELAY 9 16 28 59
R482	TRUE	FSB_CPURST_L 10 13 14 83
R483	TRUE	FSB_CPUSLP_L 10 14 83
R484	TRUE	FSB_DPWR_L 10 14 83
R485	TRUE	NB_SB_SYNC_L 16 25
R486	TRUE	PM_BMBUSY_L 16 25

## Battery Digital Connector

FUNC_TEST		
R487	TRUE	SMC_BS_ALERT_L 45 46 57
R488	TRUE	=SMBUS_BATT_SCL 48 57
R489	TRUE	=SMBUS_BATT_SDA 48 57
R490	TRUE	=BATT_POS 57 66
R491	TRUE	=BATT_NEG 57 66
R492	TRUE	GND (HOST_DETECT_L)

## Left I/O Power Connector

FUNC_TEST		
R493	TRUE	PP18V5_DCIN 57 Request for 2 test points
R494	TRUE	=PPBUS_G3H_LIO_CONN 8 57 Request for 3 test points
R495	TRUE	GND

Request for at least 10 GND test points

NOTE: 10 additional GND test points are called out separately in these notes.

## RTC Battery Connector

FUNC_TEST		
R496	TRUE	PPVBATT_G3_RTC 28
R497	TRUE	GND

## Current Sense Calibration

FUNC_TEST		
R498	TRUE	ISENSE_CAL_EN 45 49
R499	TRUE	=PP5V_S0_ISENSECAL 8 49
R500	TRUE	=PPVCORE_S0_CPU_REG 8 49 59
R501	TRUE	=PPVCORE_GPU_REG 8 49 75
R502	TRUE	GND

6 TPs, 2 with each of above TP pairs

## Left Clutch Barrel Connector

FUNC_TEST		
R503	TRUE	PP5V_S3_CAMERA_F 44
R504	TRUE	USB_CAMERA_F_N 44 91
R505	TRUE	USB_CAMERA_F_P 44 91

## Other Func Test Points

FUNC_TEST		
R506	TRUE	PM_SYSRST_L 25 28 45
R507	TRUE	SMC_ONOFF_L 45 46 81

# ICT Test Points

## CPU FSB NO\_TESTS

MAKE BASE	NO_TEST	
R508	TRUE	FSB_A_L<31..3> 10 14 83
R509	TRUE	FSB_ADS_L 10 14 83
R510	TRUE	FSB_ADSTB_L<1..0> 10 14 83
R511	TRUE	FSB_BNR_L 10 14 83
R512	TRUE	FSB_BREQ0_L 10 14 83
R513	TRUE	FSB_D_L<63..0> 10 14 83
R514	TRUE	FSB_DBSY_L 10 14 83
R515	TRUE	FSB_DINV_L<3..0> 10 14 83
R516	TRUE	FSB_DRDY_L 10 14 83
R517	TRUE	FSB_DSTB_L_N<3..0> 10 14 83
R518	TRUE	FSB_DSTB_L_P<3..0> 10 14 83
R519	TRUE	FSB_HIT_L 10 14 83
R520	TRUE	FSB_HITM_L 10 14 83
R521	TRUE	FSB_LOCK_L 10 14 83
R522	TRUE	FSB_REQ_L<4..0> 10 14 83
R523	TRUE	TRUE NC_CPU_RSVD5 == TP_CPU_RSVD5 10

## NB NO\_TESTS

MAKE BASE	NO_TEST	
R524	TRUE	NC_NB_NC<1..16> == TP_NB_NC<1..16> 16
R525	TRUE	TRUE NC_NB_RSVD<26..27> == TP_NB_RSVD<26..27> 16
R526	TRUE	TRUE NC_NB_RSVD<24> == TP_NB_RSVD<24> 16

## Backlight Connector

FUNC_TEST		
R527	TRUE	BKLT_PWR 81 82
R528	TRUE	BKLT_GND 81 82
R529	TRUE	BKLT_P5V_EN 81 82
R530	TRUE	BKLT_PWM 81 82
R531	TRUE	GND

## IR & Sleep LED Connector


FUNC_TEST		
R532	TRUE	=PP5V_S3_IR 8 81
R533	TRUE	USB_IR_N 24 81 86
R534	TRUE	USB_IR_P 24 81 86
R535	TRUE	SYS_LED_ANODE 46 81
R536	TRUE	GND

## Functional / ICT Test

SYNC\_MASTER=MASTER SYNC\_DATE=MASTER

### NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	7	109








TP_USB_EXTDN MAKE_BASE=TRUE	=	USB_EXTD_N	24 86
TP_USB_EXTP MAKE_BASE=TRUE	=	USB_EXTD_P	24 86
PM_SB_PWROK MAKE_BASE=TRUE	=	=SB_CLINK_MPWROK	25
VR_PWRGOOD_DELAY MAKE_BASE=TRUE	=	=NB_CLINK_MPWROK	16
PEG_CLK100M_GPU_P MAKE_BASE=TRUE	=	PEG_CLK100M_P	88
PEG_CLK100M_GPU_N MAKE_BASE=TRUE	=	PEG_CLK100M_N	88
SMC_SMS_INT MAKE_BASE=TRUE	=	=SMC_SMS_INT	45
TP_EXTGPU_PWR_EN MAKE_BASE=TRUE	=	EXTGPU_PWR_EN	23
SB_SLOAD	=	IPHS_SW_BIAS_EN_L MAKE_BASE=TRUE	34
INT_PIRQE_L	=	IPHS_SW_INT MAKE_BASE=TRUE	34
SMC_ENRGYSTR_LDO_EN	=	PBUS_LDO_EN	66
TP_MEM_A_A<15> MAKE_BASE=TRUE	=	MEM_A_A<15>	31
TP_MEM_B_A<15> MAKE_BASE=TRUE	=	MEM_B_A<15>	32
PLT_RST_L	=	=BKLT_PLT_RST_L	82
GPU_BL_PWM	=	=BKLT_PWM	82
GPU_BKLT_EN	=	=BKLT_EN	82


**Thermal Module Holes**

All holes are plated through holes with two exceptions:




- GND\_CHASSIS\_RIGHT\_FAN\_NOTCH (to the left of small well on lower board edge near USB)
- GND\_CHASSIS\_BATTCONN\_HOLE (to the left of DIMM cutout near board edge)


**Chassis GNDS**




**Frame holes**




**Digital Ground**



**RAM door (Torx) holes**




Chassis connection to be made at the mounting hole east of the LVDS connector



Signal Aliases		
SYNC_MASTER=(T9_MLB)	SYNC_DATE=08/23/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	9	109	



LAYOUT NOTE:  
 COMPO,2 CONNECT WITH ZO=27.4OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".  
 COMPL,3 CONNECT WITH ZO=55OHM,  
 MAKE TRACE LENGTH SHORTER THAN 0.5".

PLACE C1000 CLOSE TO CPU\_TEST4  
 PIN. MAKE SURE CPU\_TEST4 IS  
 REFERENCED TO GND

PM\_THRMTRIP#  
 SHOULD CONNECT TO ICH AND  
 GMCH WITHOUT T (NO STUB)

PLACEMENT\_NOTE=Place R1024 near ITP connector (if present)

**CPU FSB**


SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	10	109	



(CPU CORE POWER)

=PPVCORE\_S0\_CPU\_# 11 12 49

**Standard Voltage:**

- 44.0 A (Design Target)
- 41.0 A (HFM)
- 30.4 A (LFM)
- 25.5 A (SuperLFM)
- 27.4 A (Auto-Halt/Stop-Grant HFM)
- 17.0 A (Auto-Halt/Stop-Grant SuperLFM)
- 27.4 A (Sleep HFM)
- 16.8 A (Sleep SuperLFM)
- 25.0 A (Deep Sleep HFM)
- 16.0 A (Deep Sleep SuperLFM)
- 11.5 A (Deeper Sleep)
- 9.4 A (Enhanced Deeper Sleep)

**Low Voltage:**

- 23.0 A (Design Target)
- 21.0 A (HFM)
- 18.7 A (LFM)
- TBD A (SuperLFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant SuperLFM)
- TBD A (Sleep HFM)
- TBD A (Sleep SuperLFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep SuperLFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

**Ultra Low Voltage:**

- 17.0 A (Design Target)
- TBD A (HFM)
- TBD A (LFM)
- TBD A (Auto-Halt/Stop-Grant HFM)
- TBD A (Auto-Halt/Stop-Grant LFM)
- TBD A (Sleep HFM)
- TBD A (Sleep LFM)
- TBD A (Deep Sleep HFM)
- TBD A (Deep Sleep LFM)
- TBD A (Deeper Sleep)
- TBD A (Enhanced Deeper Sleep)

(CPU IO POWER 1.05V)

=PP1V05\_S0\_CPU\_# 10 12 13

- 4500 mA (before VCC stable)
- 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)



=PP1V5\_S0\_CPU\_# 12

130 mA

VID0	AD6	CPU VID<0>	12 83
VID1	AF5	CPU VID<1>	12 83
VID2	AE5	CPU VID<2>	12 83
VID3	AF4	CPU VID<3>	12 83
VID4	AE3	CPU VID<4>	12 83
VID5	AF3	CPU VID<5>	12 83
VID6	AE2	CPU VID<6>	12 83

VCCSENSE AF7 CPU VCCSENSE P

VSSSENSE AE7 CPU VCCSENSE N




**CPU Power & Ground**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		11	109


### CPU VCORE HF AND BULK DECOUPLING




### CPU VCORE VID CONNECTIONS

83 11 CPU VID<0..6> == IMVP6 VID<0..6> 7 99 83  
MAKE\_BASE=TRUE

### VCCP (CPU I/O) DECOUPLING



### VCCA (CPU AVdd) DECOUPLING



### CPU Decoupling & VID

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	12	109	

# Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.




← Direction of XDP module  
Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/22/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		13	109




U1400  
CRESTLINE

(1 OF 10)

FCBGA  
HOST

83 10 7	FBSD L<0>	E2	H_D0*	H_A3*	J13	FSB A L<3>	7 10 83
83 10 7	FBSD L<1>	G2	H_D1*	H_A4*	B11	FSB A L<4>	7 10 83
83 10 7	FBSD L<2>	G7	H_D2*	H_A5*	C11	FSB A L<5>	7 10 83
83 10 7	FBSD L<3>	M6	H_D3*	H_A6*	M11	FSB A L<6>	7 10 83
83 10 7	FBSD L<4>	H7	H_D4*	H_A7*	C15	FSB A L<7>	7 10 83
83 10 7	FBSD L<5>	H3	H_D5*	H_A8*	F16	FSB A L<8>	7 10 83
83 10 7	FBSD L<6>	G4	H_D6*	H_A9*	L13	FSB A L<9>	7 10 83
83 10 7	FBSD L<7>	F3	H_D7*	H_A10*	G17	FSB A L<10>	7 10 83
83 10 7	FBSD L<8>	N8	H_D8*	H_A11*	C14	FSB A L<11>	7 10 83
83 10 7	FBSD L<9>	H4	H_D9*	H_A12*	K16	FSB A L<12>	7 10 83
83 10 7	FBSD L<10>	M10	H_D10*	H_A13*	B13	FSB A L<13>	7 10 83
83 10 7	FBSD L<11>	N12	H_D11*	H_A14*	L16	FSB A L<14>	7 10 83
83 10 7	FBSD L<12>	N9	H_D12*	H_A15*	J17	FSB A L<15>	7 10 83
83 10 7	FBSD L<13>	H5	H_D13*	H_A16*	B14	FSB A L<16>	7 10 83
83 10 7	FBSD L<14>	P13	H_D14*	H_A17*	K19	FSB A L<17>	7 10 83
83 10 7	FBSD L<15>	K9	H_D15*	H_A18*	P15	FSB A L<18>	7 10 83
83 10 7	FBSD L<16>	M2	H_D16*	H_A19*	R17	FSB A L<19>	7 10 83
83 10 7	FBSD L<17>	M10	H_D17*	H_A20*	B16	FSB A L<20>	7 10 83
83 10 7	FBSD L<18>	Y8	H_D18*	H_A21*	H20	FSB A L<21>	7 10 83
83 10 7	FBSD L<19>	V4	H_D19*	H_A22*	L19	FSB A L<22>	7 10 83
83 10 7	FBSD L<20>	M4	H_D20*	H_A23*	D17	FSB A L<23>	7 10 83
83 10 7	FBSD L<21>	J1	H_D21*	H_A24*	M17	FSB A L<24>	7 10 83
83 10 7	FBSD L<22>	N5	H_D22*	H_A25*	N16	FSB A L<25>	7 10 83
83 10 7	FBSD L<23>	N3	H_D23*	H_A26*	J19	FSB A L<26>	7 10 83
83 10 7	FBSD L<24>	M6	H_D24*	H_A27*	B18	FSB A L<27>	7 10 83
83 10 7	FBSD L<25>	W3	H_D25*	H_A28*	E19	FSB A L<28>	7 10 83
83 10 7	FBSD L<26>	N2	H_D26*	H_A29*	B17	FSB A L<29>	7 10 83
83 10 7	FBSD L<27>	Y7	H_D27*	H_A30*	B15	FSB A L<30>	7 10 83
83 10 7	FBSD L<28>	Y9	H_D28*	H_A31*	E17	FSB A L<31>	7 10 83
83 10 7	FBSD L<29>	F4	H_D29*	H_A32*	C18	FSB A L<32>	7 10 83
83 10 7	FBSD L<30>	W3	H_D30*	H_A33*	A19	FSB A L<33>	7 10 83
83 10 7	FBSD L<31>	N1	H_D31*	H_A34*	B19	FSB A L<34>	7 10 83
83 10 7	FBSD L<32>	AD12	H_D32*	H_A35*	N19	FSB A L<35>	7 10 83
83 10 7	FBSD L<33>	AE3	H_D33*				
83 10 7	FBSD L<34>	AD9	H_D34*	H_ADS*	G12	FSB ADS L	7 10 83
83 10 7	FBSD L<35>	AC9	H_D35*	H_ADSTB0*	H17	FSB ADSTB L<0>	7 10 83
83 10 7	FBSD L<36>	AC7	H_D36*	H_ADSTB1*	G20	FSB ADSTB L<1>	7 10 83
83 10 7	FBSD L<37>	AC14	H_D37*	H_BNR*	C8	FSB BNR L	7 10 83
83 10 7	FBSD L<38>	AD11	H_D38*	H_BPRI*	E8	FSB BPRI L	7 10 83
83 10 7	FBSD L<39>	AC11	H_D39*	H_BREQ*	F12	FSB BREQ L	7 10 83
83 10 7	FBSD L<40>	AE8	H_D40*	H_DEFER*	D6	FSB DEFER L	7 10 83
83 10 7	FBSD L<41>	AD7	H_D41*	H_DBSY*	C10	FSB DBSY L	7 10 83
83 10 7	FBSD L<42>	AB1	H_D42*	HPLL_CLK*	AM5	FSB CLK NB P	7 30 88
83 10 7	FBSD L<43>	Y3	H_D43*	HPLL_CLK*	AM7	FSB CLK NB N	7 30 88
83 10 7	FBSD L<44>	AC6	H_D44*	H_DPWR*	H8	FSB DPWR L	7 10 83
83 10 7	FBSD L<45>	AE2	H_D45*	H_DRDY*	K7	FSB DRDY L	7 10 83
83 10 7	FBSD L<46>	AC5	H_D46*	H_HIT*	E4	FSB HIT L	7 10 83
83 10 7	FBSD L<47>	AG3	H_D47*	H_HITM*	C6	FSB HITM L	7 10 83
83 10 7	FBSD L<48>	AJ9	H_D48*	H_LOCK*	G10	FSB LOCK L	7 10 83
83 10 7	FBSD L<49>	AH8	H_D49*	H_TRDY*	B7	FSB TRDY L	7 10 83
83 10 7	FBSD L<50>	M14	H_D50*				
83 10 7	FBSD L<51>	AE8	H_D51*				
83 10 7	FBSD L<52>	AE11	H_D52*	H_DINV0*	K5	FSB DINV L<0>	7 10 83
83 10 7	FBSD L<53>	AH12	H_D53*	H_DINV1*	L2	FSB DINV L<1>	7 10 83
83 10 7	FBSD L<54>	AJ5	H_D54*	H_DINV2*	AD13	FSB DINV L<2>	7 10 83
83 10 7	FBSD L<55>	AH5	H_D55*	H_DINV3*	AE13	FSB DINV L<3>	7 10 83
83 10 7	FBSD L<56>	AJ6	H_D56*				
83 10 7	FBSD L<57>	AE7	H_D57*	H_DSTEN0*	M7	FSB DSTB L N<0>	7 10 83
83 10 7	FBSD L<58>	AJ7	H_D58*	H_DSTEN1*	K3	FSB DSTB L N<1>	7 10 83
83 10 7	FBSD L<59>	AJ2	H_D59*	H_DSTEN2*	AD2	FSB DSTB L N<2>	7 10 83
83 10 7	FBSD L<60>	AE5	H_D60*	H_DSTEN3*	AH11	FSB DSTB L N<3>	7 10 83
83 10 7	FBSD L<61>	AJ3	H_D61*	H_DSTBP0*	L7	FSB DSTB L P<0>	7 10 83
83 10 7	FBSD L<62>	AH2	H_D62*	H_DSTBP1*	K2	FSB DSTB L P<1>	7 10 83
83 10 7	FBSD L<63>	AH13	H_D63*	H_DSTBP2*	AC2	FSB DSTB L P<2>	7 10 83
				H_DSTBP3*	AJ10	FSB DSTB L P<3>	7 10 83
	NB FSB SWING	B3	H_SWING	H_REQ0*	M14	FSB REO L<0>	7 10 83
	NB FSB RCOMP	C2	H_RCOMP	H_REQ1*	E13	FSB REO L<1>	7 10 83
	NB FSB SCOMP	W1	H_SCOMP	H_REQ2*	A11	FSB REO L<2>	7 10 83
	NB FSB SCOMP L	W2	H_SCOMP*	H_REQ3*	H13	FSB REO L<3>	7 10 83
83 10 7	FBSD CPURST L	B6	H_CPURST*	H_REQ4*	B12	FSB REO L<4>	7 10 83
83 10 7	FBSD CPUSLP L	E5	H_CPUSLP*	H_RS0*	E12	FSB RS L<0>	7 10 83
	NB FSB VREF	B9	H_AVREF	H_RS1*	D7	FSB RS L<1>	7 10 83
		A9	H_DVREF	H_RS2*	D8	FSB RS L<2>	7 10 83



**NB CPU Interface**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	109
NONE	14		

LVDS Disable

Can leave all signals NC if LVDS is not implemented. Tie VCC\_TX\_LVDS and VCCA\_LVDS to GND.

If SDVO is used, VCCD\_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD\_LVDS to GND also.

Note: SR DG says to tie LVDS\_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx\_DAC and TVx\_RTN to GND. Must power all TVDAC rails. VCCA\_TVx\_DAC and VCCA\_DAC\_BG can share filtering with VCCA\_CRT\_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA\_CRT.

CRT & TV-Out Disable


Tie TVx\_DAC, TVx\_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT\_TVO\_IREF to GND. Can tie the following rails to GND: VCCA\_CRT\_DAC, VCCA\_DAC\_BG, VCCA\_TVx\_DAC, VCCD\_CRT, VCCD\_QDAC and VCC\_SYNC.

NOTE: Must keep VDDC\_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above. Can also tie CRT\_DDC\_\*, L\_CTRL\_\*, L\_DDC\_\*, SDVO\_CTRL\_\* and TV\_DCONSELx to GND.

Tie DPLL\_REF\_CLK and DPLL\_REF\_SSCLK to GND. Tie DPLL\_REF\_CLK\* and DPLL\_REF\_SSCLK\* to VCC (VCore). Tie VCCA\_DPLLA and VCCA\_DPLLB to VCC (VCore). Tie VCC\_AXG and VCC\_AXG\_NCTF to GND. Leave GFX\_VID<3..0> and GFX\_VR\_EN as NC.





OMIT U1400 CRESTLINE (3 OF 10)

LVDS

PCI-EXPRESS GRAPHICS

TV

VGA



SDVO Alternate Function

SDVO\_TVCLKIN#
SDVO\_INT#
SDVO\_FLDSTALL#

SDVO\_TVCLKIN
SDVO\_INT
SDVO\_FLDSTALL

SDVOB\_RED#
SDVOB\_GREEN#
SDVOB\_BLUE#
SDVOB\_CLKN
SDVOC\_RED#
SDVOC\_GREEN#
SDVOC\_BLUE#
SDVOC\_CLKN

SDVOB\_RED
SDVOB\_GREEN
SDVOB\_BLUE
SDVOB\_CLKP
SDVOC\_RED
SDVOC\_GREEN
SDVOC\_BLUE
SDVOC\_CLKP


NB PEG / Video Interfaces

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Table with columns: SIZE (D), DRAWING NUMBER (051-7431), REV. (11), SCALE (NONE), SHEET (15 OF 109). Includes Apple logo and APPLE INC.




NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIx4 Low = DMIx2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent Low = Only SDVO SDVO/PCIe x1 or PCIe x16



NB\_CFG<8:0> used for debug access

NB\_CFG<13:12> require ICT access



U1400 CRESTLINE FCBGA (2 OF 10)

TP NB\_RSVD<1> P36 RSVD1  
TP NB\_RSVD<2> P37 RSVD2  
TP NB\_RSVD<3> R35 RSVD3  
TP NB\_RSVD<4> N35 RSVD4  
TP NB\_RSVD<5> AR12 RSVD5  
TP NB\_RSVD<6> AR13 RSVD6  
TP NB\_RSVD<7> AR12 RSVD7  
TP NB\_RSVD<8> AR13 RSVD8  
TP NB\_RSVD<9> J12 RSVD9  
TP NB\_RSVD<10> AR37 RSVD10  
TP NB\_RSVD<11> AM36 RSVD11  
TP NB\_RSVD<12> AL36 RSVD12  
TP NB\_RSVD<13> AM37 RSVD13  
TP NB\_RSVD<14> D20 RSVD14

TP NB\_RSVD<20> H10 RSVD20  
TP NB\_RSVD<21> B51 RSVD21  
TP NB\_RSVD<22> BJ20 RSVD22  
TP NB\_RSVD<23> BK22 RSVD23  
TP NB\_RSVD<24> BF19 RSVD24  
TP NB\_RSVD<25> BH20 RSVD25  
TP NB\_RSVD<26> BK18 RSVD26  
TP NB\_RSVD<27> BJ18 RSVD27

TP MEM\_CLKP2 BF23 SM\_CK2\*  
TP MEM\_CLKN2 EG23 SM\_CK2\*  
TP MEM\_CLKP5 BC23 SM\_CK5  
TP MEM\_CLKN5 BD24 SM\_CK5\*

MEM A A<14> BJ29 SA\_MA14  
MEM B A<14> BE24 SB\_MA14




TP NB\_RSVD<34> BH39 RSVD34  
TP NB\_RSVD<35> AW20 RSVD35  
TP NB\_RSVD<36> BK20 RSVD36  
TP LVDS\_A\_DATAN3 C48 RSVD37  
TP LVDS\_A\_DATAP3 D47 RSVD38  
TP LVDS\_B\_DATAN3 B44 RSVD39  
TP LVDS\_B\_DATAP3 C44 RSVD40  
TP NB\_RSVD<41> A35 RSVD41  
TP NB\_RSVD<42> B37 RSVD42  
TP NB\_RSVD<43> B36 RSVD43  
TP NB\_RSVD<44> B34 RSVD44  
TP NB\_RSVD<45> C34 RSVD45

NB\_BSEL<0> P27 CFG0  
NB\_BSEL<1> N27 CFG1  
NB\_BSEL<2> N24 CFG2  
NB\_CFG<3> C21 CFG3 IPU  
NB\_CFG<4> C23 CFG4 IPU  
NB\_CFG<5> F23 CFG5 IPU  
NB\_CFG<6> N23 CFG6 IPU  
NB\_CFG<7> G23 CFG7 IPU  
NB\_CFG<8> J20 CFG8 IPU  
NB\_CFG<9> C20 CFG9 IPU  
TP NB\_CFG<10> R24 CFG10 IPU  
TP NB\_CFG<11> L23 CFG11 IPU  
TP NB\_CFG<12> J23 CFG12 IPU  
TP NB\_CFG<13> E23 CFG13 IPU  
TP NB\_CFG<14> E20 CFG14 IPU  
TP NB\_CFG<15> K23 CFG15 IPU  
NB\_CFG<16> M20 CFG16 IPU  
TP NB\_CFG<17> M24 CFG17 IPU  
TP NB\_CFG<18> L32 CFG18 IPD  
NB\_CFG<19> N33 CFG19 IPD  
NB\_CFG<20> L35 CFG20 IPD

PM\_BMBUSY L G41 PM\_BM\_BUSY\*  
CPU DPRSTP L L39 PM\_DPRSTP\*  
L36 PM\_EXT\_TS0\*  
J36 PM\_EXT\_TS1\*

VR\_PWRGOOD\_DELAY AW49 PWROK  
NB\_RESET L AV20 RSTIN\*  
PM\_THRMTRIP L N20 THERMTRIP\*  
PM DPRSLPVR G36 DPRSLPVR

TP NB\_NC<1> BJ51 NC1  
TP NB\_NC<2> BK51 NC2  
TP NB\_NC<3> BK50 NC3  
TP NB\_NC<4> BL50 NC4  
TP NB\_NC<5> BL49 NC5  
TP NB\_NC<6> BL3 NC6  
TP NB\_NC<7> BL2 NC7  
TP NB\_NC<8> BK1 NC8  
TP NB\_NC<9> BJ1 NC9  
TP NB\_NC<10> E1 NC10  
TP NB\_NC<11> A5 NC11  
TP NB\_NC<12> B50 NC12  
TP NB\_NC<13> C51 NC13  
TP NB\_NC<14> A50 NC14  
TP NB\_NC<15> A49 NC15  
TP NB\_NC<16> BK2 NC16




NOTE: GMCH CL\_PWROK input must be PWRGD signal for PP3V3\_S0M, PP3V3\_S0MWOL, PP1V8\_S3M, PP1V25\_S0M, PP1V05\_S0M, PP0V9\_S3M and PP0V9\_S0M. If ME/AMT is not used, short CL\_PWROK to PWROK.

NB Misc Interfaces		
SYNC_MASTER=T9_NOME	SYNC_DATE=01/25/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	16	109









**NB DDR2 Interfaces**  
 SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	17	109	



21 18 # =PPVCORE\_S0\_NB  
1310 mA (Ext Graphics)  
1573 mA (Int Graphics)

21 16 # =PP1V8\_S3M\_MEM\_NB  
3300 mA (2 ch, 667MHz)  
2700 mA (2 ch, 533MHz)  
1700 mA (1 ch, 667MHz)  
1395 mA (1 ch, 533MHz)  
5 mA (standby)

18 # =PPVCORE\_S0\_NB\_GFX  
7700 mA (Int Graphics)

NCTF balls are Not Critical To Function  
These connections can break without impacting part performance.


NB Power 1  
SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 18 OF 109		
NONE			

Current numbers from Crestline EDS, doc #21749.






**Crestline Thermal Diode Pins**  
 Mainly for investigation. If not used,  
 alias these nets directly to GND.

TDE\_SENSE VSS302 T29 =NB TDE\_SENSE s1  
 NOTE: TDE = \_P  
 TDE\_FORCE VSS303 T31 =NB TDE\_FORCE s1  
 TDB\_FORCE VSS304 T33 =NB TDB\_FORCE s1  
 NOTE: TDB = \_N  
 TDB\_SENSE VSS305 R28 =NB TDB\_SENSE s1

NB Grounds		
SYNC_MASTER=T9_NOME	SYNC_DATE=01/25/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	20	109	



**NB Standard Decoupling**

SYNC\_MASTER=M87\_MLB\_X SYNC\_DATE=07/19/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	21	109

# Crestline LVDS Strapping



- 15 LVDS DDC CLK
- 15 LVDS DDC DATA
- 15 LVDS CTRL CLK
- 15 LVDS CTRL DATA
- 15 =CRT RED
- 15 =CRT RED L
- 15 =CRT GREEN
- 15 =CRT GREEN L
- 15 =CRT BLUE
- 15 =CRT BLUE L
- 15 =CRT HSYNC R
- 15 =CRT VSYNC R
- 15 =CRT TVO IREF
- 15 =TV A DAC
- 15 =TV A RTN
- 15 =TV B DAC
- 15 =TV B RTN
- 15 =TV C DAC
- 15 =TV C RTN
- 15 CRT DDC CLK
- 15 CRT DDC DATA
- 16 SDVO CTRLCLK
- 16 SDVO CTRLDATA
- 15 TV DCONSEL<0>
- 15 TV DCONSEL<1>
- 16 =NB CLK96M DOT N
- 16 =NB CLK96M DOT P
- 16 =NB CLK100M DPLLSS P
- 16 =NB CLK100M DPLLSS N

- 19 =GND NB VSSA LVDS
- 19 PP1V8 S0 NB VCCTXLVDS
- 19 PP1V25 S0 NB VCCA DPLL B
- 19 PP1V25 S0 NB VCCA DPLL A
- 19 =PP1V8 S0 NB VCCD LVDS
- 19 =PP1V5 S0 NB VCCD CRT
- 19 PP3V3 S0 NB VCCA CRTDAC
- 19 =PP3V3 S0 NB VCCSYN C
- 19 PP1V5 S0 NB VCCD QDAC
- 19 PP3V3 S0 NB VCCA DAC BG
- 19 =GND NB VSSA DAC BG
- 19 PP3V3 S0 NB VCCA TVDACA
- 19 PP3V3 S0 NB VCCA TVDACB
- 19 PP3V3 S0 NB VCCA TVDACC

- 15 LVDS BKLT CTL
- 15 LVDS BKLT EN
- 15 LVDS VDD EN
- 15 LVDS IBG
- 15 TP LVDS VRG
- 15 LVDS A CLK N
- 15 LVDS A CLK P
- 15 LVDS B CLK N
- 15 LVDS B CLK P
- 15 LVDS A DATA N<0>
- 15 LVDS A DATA N<1>
- 15 LVDS A DATA N<2>
- 15 LVDS A DATA P<0>
- 15 LVDS A DATA P<1>
- 15 LVDS A DATA P<2>
- 15 LVDS B DATA N<0>
- 15 LVDS B DATA N<1>
- 15 LVDS B DATA N<2>
- 15 LVDS B DATA P<0>
- 15 LVDS B DATA P<1>
- 15 LVDS B DATA P<2>
- 15 TP LVDS VREFH
- 15 TP LVDS VREFL
- 16 GFX VID<1>
- 16 GFX VID<2>
- 16 GFX VID<3>
- 16 GFX VID<4>
- 16 =GFX VR EN

**NB Graphics Decoupling**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. 11
	SCALE NONE	SHT 22	OF 109

Current numbers from Crestline EDS Addendum, doc #20127.




HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED PDs
HDA_SDOUT	INTEGRATED PD
ACZ_SYNC	INTEGRATED PD



SB Enet, Disk, FSB, LPC  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT		OF
NONE	23		109




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



**SB PCI, PCIe, DMI, USB**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






**SB Pwr Mgt, GPIO, Clink**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	109
NONE	25		



Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


NOTE:  
VccHDA and VccSUSHDA can be 1.5V or 3.3V depending on VIO of HD Audio interface.  
Current figures provided assume 1.5V.



**SB Power & Ground**  
 SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	26	109





**SB Decoupling**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	27	109	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.

Coin-Cell Connector




RTC Power Sources




Platform Reset Connections


Unbuffered




SB RTC Crystal




System Reset "Button"



VRMPWRGD Inverter




PWROK Circuit



PCI Reset Connections



CPU VCore ForcePSI




SB Misc


SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	28	109



NEED TO CHECK CAP VALUE

One 0.1uF per power pin (place at pin).  
One 10uF cap per rail.

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

- > From ICH
- > CPU Host Clock (FSB/4)
- > GMCH Host Clock (FSB/4)
- > ITP/XDP Host Clock (FSB/4)
- > GMCH Display PLL B 100MHz (Int GFX)
- > GPU PCIe 100MHz (Ext GFX)
- > ICH DMI/PCIe 100MHz
- > ExpressCard / Spare 100MHz
- > ICH SATA 100MHz
- > GMCH DMI/PCIe 100MHz
- > PCIe Mini Card (AirPort) 100MHz
- > Spare 100MHz
- NOTE: Pin 40 was PGMODE on SLG8LP537. Do not pull low on SLG8LP537 or device is set to CK410M mode.
- > Yukon PCIe 100MHz
- > GMCH Display PLL A 96MHz (Int GFX)
- > (Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
- ICH SIO/LPC/REF 14.318MHz
- TP or GPU PGOOD

NOTE: Pin 53 was REF\_1 on SLG8LP537.

(\*) CLKREQ# internal pull-ups/downs only on SLG2AP101, not SLG8LP537.

**Clock (CK505)**

SYNC\_MASTER=T9\_NAME    SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	29	109	

# CLK Termination




(Note: HOST/SRC/GFX clock termination removed. Silago SL8GLP536 or equiv. support only)

## CK505 Configuration Straps

FCT\_SEL (GFX clock select)



FS\_A, FS\_B, FS\_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD


NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)



## CLKREQ Controls



## GPU Clock Gating



## Unused Clocks




## Clock Termination

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	30	109

# Page Notes

Power aliases required by this page:


- =PP1V8\_S3M\_MEM\_A
- =PP0V9\_S3M\_MEM\_DIMMVREFA
- =PPSPD\_S0M\_MEM\_A (2.5V - 3.3V)

Signal aliases required by this page:


- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA

BOM options provided by this page:  
(NONE)

"Factory" (thru-hole) slot



## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector A  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	31	109


# Page Notes

Power aliases required by this page:  
 - =PP1V8\_S3M\_MEM\_B  
 - =PP0V9\_S3M\_MEM\_DIMMVREFB  
 - =PPSPD\_S0M\_MEM\_B (2.5V - 3.3V)


Signal aliases required by this page:  
 - =I2C\_SODIMMB\_SCL  
 - =I2C\_SODIMMB\_SDA

BOM options provided by this page:  
 (NONE)

"Expansion" (surface-mount) slot




## DDR2 Bypass Caps (For return current)



DDR2 SO-DIMM Connector B  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	32	109



One cap for each side of every RPAK, one cap for every two discrete resistors  
 Ensure CS\_L and ODT resistors are close to SO-DIMM connector

=PPOV9 SOM MEM TERM



Memory Active Termination


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	33	109	

# Left I/O Board Connector



Pull-up on LIO, FETs to GND on MLB

## Left I/O Board Connector

SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		34	109


# Page Notes

Power aliases required by this page:  
 - =PP3V3\_ENET\_PHY (EC / Ultra)  
 - =PP1V8R2V5\_ENET\_PHY (2.5V / 1.8V)  
 - =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
 - =PP1V2\_ENET\_PHY


Signal aliases required by this page:  
 - =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
 - =ENET\_VMAIN\_AVLBL (See note by pin)

BOM options provided by this page:  
 YUKON\_EC - Selects Yukon EC RSET value.  
 YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.



=YUKON\_EC\_PP2V5\_ENET  
 Yukon EC: Alias to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF & 1x 0.001uF caps  
 Yukon Ultra: Alias to GND



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, SO8	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8053, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EEPROM, SERIAL IIC, 8KBIT, SO8	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC


To support Yukon EC and Ultra on the same board:  
 - Alias =YUKON\_EC\_PP2V5\_ENET to PP1V8R2V5\_ENET\_PHY\_AVDD, add 1x 0.1uF and 1x 0.001uF caps  
 - Use 0-ohm resistors or variable supply to provide 1.8V or 2.5V to =PP1V8R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.  
 - Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)  
 - Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

**Ethernet (Yukon)**  
 SYNC\_MASTER=T9\_NAME SYNC\_DATE=01/25/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	109
NONE	37		

## ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL\_EN")  
 NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.




## 3.3V ENET FET

CRITICAL  
 Q3810  
 NTR4101P  
 SOT-23


## WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW\_EN")  
 NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.




## Yukon AVDDL LDO

1.9V for Yukon Ultra, 2.5V for Yukon EC  
 Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

## Yukon Crystal



## Yukon Power Control

SYNC\_MASTER=T9\_NOME SYNC\_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	38	109


# Page Notes

Power aliases required by this page:  
 - =GND\_CHASSIS\_ENET

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)

Transformers should be mirrored on opposite sides of the board




**Ethernet Connector**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		39	109



FireWire Link (TSB83AA22)  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT		OF
NONE	40		109



DSx Straps:  
 Hi: Data-Strobe only (1394a).  
 Lo: Beta Mode enable (1394b).  
 Strap via alias on port page.

Power Class:  
 Single-port / Desktop systems are Power Class 0 ('000').  
 Multi-port Portable systems are Power Class 4 ('100').  
 Implement 1K pull-up or pull-down on port page.

No need for DS2 pull-down on TSB83AA22A,  
 as 3rd FireWire port is not pinned out.

R4160 provides isolation between R4161 and unpowered LLC.

**FireWire PHY (TSB83AA22)**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT		OF
NONE	41		109


# Page Notes

Power aliases required by this page:  
 - =PPBUS\_S5\_FWPWSW (system supply for bus power)  
 - =PP3V3\_FW\_LATEVG\_ACTIVE  
 - =PPVP\_FW\_SUMNODE (power passthru summation node)

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 - FW\_PORT\_FAULT\_PU



## FireWire Port Power Switch



Enables port power when machine is running or on AC.

## Current Limit/Active Late-VG Protection

### Late-VG Event Detection



Current Limits  
 0.020 ohm => 2.4A  
 0.025 ohm => 2A  
 0.030 ohm => 1.66A (Ideal)  
 0.033 ohm => 1.5A

MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

### FireWire Port Power

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	42	109






# IDE (ODD) Connector



## Unused SATA Ports


- 86 23 SATA B R2D C P == TP SATA B R2DP  
MAKE\_BASE=TRUE
- 86 23 SATA B R2D C N == TP SATA B R2DN  
MAKE\_BASE=TRUE
- 86 23 SATA B D2R P == TP SATA B D2RP  
MAKE\_BASE=TRUE
- 86 23 SATA B D2R N == TP SATA B D2RN  
MAKE\_BASE=TRUE
- 86 23 SATA C R2D C P == TP SATA C R2DP  
MAKE\_BASE=TRUE
- 86 23 SATA C R2D C N == TP SATA C R2DN  
MAKE\_BASE=TRUE
- 86 23 SATA C D2R P == TP SATA C D2RP  
MAKE\_BASE=TRUE
- 86 23 SATA C D2R N == TP SATA C D2RN  
MAKE\_BASE=TRUE
- 23 SATA RBIAS P == SATA RBIAS  
MAKE\_BASE=TRUE
- 23 SATA RBIAS N == SATA RBIAS  
MAKE\_BASE=TRUE

Placement note  
Place within 12.7mm  
from ball of SB



**PATA Connector**  
 SYNC\_MASTER=M75\_MLB SYNC\_DATE=12/07/2006  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		44	109



Port Power Switch

Right USB Port

USB/SMC Debug Mux

If power source is S3, can tie EN to IN.

Place L4600 and L4605 at connector pin

External USB Connector


SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 46 OF 109		
NONE			

# Left Clutch Barrel Interconnect



Left Clutch Barrel Interconnect  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		47	109

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

C

B




A

D

C

B


A



PLACEMENT\_NOTE=Place R4999 close to U4900 pins N14,N15  
 PLACEMENT\_NOTE=Place C4920 close to U4900 pins N14,N15

PLACEMENT\_NOTE=Place C4907 close to U4900 pin F1


NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SMC  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER: 051-7431 REV. 11  
 SCALE: NONE SHEET: 49 OF 109


### SMC Reset "Button" / Brownout Detect



### SMC Crystal Circuit Debug Power "Button"




### SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
35381381	35381278		ALL	Interail ISL60002-33


### System (Sleep) LED Circuit



- SMC\_FAN\_2\_CTL == TP\_SMC\_FAN\_2\_CTL
- SMC\_FAN\_2\_TACH == TP\_SMC\_FAN\_2\_TACH
- SMC\_FAN\_3\_CTL == TP\_SMC\_FAN\_3\_CTL
- SMC\_FAN\_3\_TACH == TP\_SMC\_FAN\_3\_TACH
- SMC\_GFX\_OVERTEMP\_L == TP\_SMC\_GFX\_OVERTEMP\_L
- SMC\_GFX\_THROTTLE\_L == TP\_SMC\_GFX\_THROTTLE\_L
- SMC\_BATT\_VSET == TP\_SMC\_BATT\_VSET
- SMC\_SYS\_VSET == TP\_SMC\_SYS\_VSET
- SMC\_P14 == TP\_SMC\_P14
- SMC\_P20 == TP\_SMC\_P20
- SMC\_P21 == TP\_SMC\_P21
- SMC\_P22 == TP\_SMC\_P22
- SMC\_P23 == TP\_SMC\_P23
- SMC\_P26 == TP\_SMC\_P26
- SMC\_P27 == TP\_SMC\_P27
- SMC\_P43 == TP\_SMC\_P43
- SMC\_P44 == TP\_SMC\_P44
- SMC\_P46 == TP\_SMC\_P46
- SMC\_P62 == TP\_SMC\_P62
- SMC\_P63 == TP\_SMC\_P63
- SMC\_P64 == TP\_SMC\_P64
- SMC\_P81 == TP\_SMC\_P81
- SMC\_PFO == TP\_SMC\_PFO
- SMC\_PF1 == TP\_SMC\_PF1


- SMC\_EXCARD\_OC\_L == EXCARD\_OC\_L
- SMC\_SUS\_CLK == SUS\_CLK\_SB
- SMC\_P45 == SMC\_ENRGYSTR\_LDO\_EN

### LAN PWRGD Circuit




### S5 Rail PWRGD Circuit

Reports when 5V S5 and 3.3V S5 are in regulation



### SMC FSB to 3.3V Level Shifting




- SMC\_PA0 == R5091 100K
- SMC\_PA1 == R5092 100K
- SMC\_PB0 == R5093 100K
- SMC\_ONOFF\_L == R5070 10K
- SMC\_LID == R5071 100K
- SMC\_FWE == R5072 10K
- SMC\_TX\_L == R5073 10K
- SMC\_RX\_L == R5074 100K
- SMC\_BS\_ALRT\_L == R5076 100K
- SMC\_TMS == R5077 10K
- SMC\_TDO == R5078 10K
- SMC\_TDI == R5079 10K
- SMC\_TCK == R5080 10K
- SMC\_P67 == R5094 10K
- SMC\_P63 == R5081 10K
- SMC\_P60 == R5096 10K
- SMC\_PH4 == R5082 10K
- SMC\_BATT\_TRICKLE\_EN\_L == R5083 10K
- SMC\_BATT\_CHG\_EN == R5084 10K
- SMC\_ADAPTER\_EN == R5085 10K
- SMC\_CASE\_OPEN == R5086 10K
- SMC\_BC\_ACOK == R5087 470K
- SMC\_EXCARD\_CP == R5088 10K
- PM\_SUS\_STAT\_L == R5089 100K
- PM\_SLP\_S5\_L == R5090 100K

SMC Support  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 50 OF 109		



LPC+ Connector

FWH\_INIT\_L Generation

LPC+ Debug Connector


SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	51	109	


### ICH8-M SMBus Connections




### ICH8-M ME SMBus Connections




### SMC "0" SMBus Connections




### SMC "Battery A" SMBus Connections




### SMC "Management" SMBus Connections



### SMC "A" SMBus Connections



### SMC "B" SMBus Connections




**SMBus Connections**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 52 OF 109		
NONE			




### CPU Voltage Sense / Filter




### GPU Voltage Sense / Filter




### PBUS Voltage Sense & Filter




### 1.8V FB Current Sense Filter




### CPU Current Sense Filter




### DCIN Current Sense Filter




### Battery (PBUS) Current Sense Filter




### NB Core Current Sense Filter




### GPU Current Sense Filter



### NB 1.8V Current Sense Filter




### S0/GPU 1.25V Current Sense Filter



## Current Sense Calibration Circuit

Switches in fixed load on power supplies to calibrate current sense circuits




### Current & Voltage Sensing






SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	53	109



**Current Sensing**  
 SYNC\_MASTER=M87\_MLB    SYNC\_DATE=08/28/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	54	109	


# CPU T-Diode Thermal Sensor (TC0P)



# GPU/Heat Pipe & Bottom Case Skin Thermal Sensor (Th0H)




# GPU Die Thermal Sensor (TG0P)



Thermal Sensors		
SYNC_MASTER=M87_MLB	SYNC_DATE=08/28/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT		OF
NONE	55		109



**Fan Connectors**

SYNC\_MASTER=M87\_MLB      SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. 11
	SCALE NONE	SHT 56 OF 109	



**Current & Thermal Sensors**

SYNC\_MASTER=M87\_LIO SYNC\_DATE=08/23/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	57	109	


## Left ALS Filter



## Right ALS Circuit



## Keyboard LED Driver



### ALS Support

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7431 11

SCALE NONE SHT 58 OF 109




I2C addresses:

ADDR low => 0x30, 0x31


ADDR high => 0x32, 0x33

Alias SCL/SDA to GND if using analog outputs only

Desired orientation when placed on board top-side:



Desired orientation when placed on board bottom-side:



Sudden Motion Sensor (SMS)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7431 11

SCALE NONE SH 59 OF 109




**SPI BootROM**  
 SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE <b>D</b>	DRAWING NUMBER 051-7431	REV. 11
	SCALE NONE	SHIT 61 OF 109	




## DC-In Connector



## Battery Connector



## Inrush Limiter



NOTE: R6910 is on LIO.  
System must provide 10K-70K impedance to A52 adapter for system load detection.  
REQ of R6910 (on LIO), R6912, & R6913 is 36.9K.

$$V_{ref} = 3.42V * (R2a / (R1a + R2a))$$

$$V_{th} = (V_{ref} / (R2b / (R1b + R2b)))$$

$$V_{ref} = 1.23V$$

$$V_{th} = 13.0V$$

Assuming 1% variance for R6910-R6915 and 3.42V:  
Worst case Vth: min:12.47V, max: 13.54V

### DC-In & Battery Connectors


SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	69	109



**Power FETs**

SYNC\_MASTER=M87\_MLB    SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 70 OF 109		
NONE			



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:  
Place R7126 in hot spot of reg circuit.

Place R7131 Between L7100, L7101 and CPU


### IMVP6 CPU VCore Regulator

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHEET	OF	
NONE	71	109	



**TPS51120 LDO/Buffer outputs**  
(Available for system use)

PP2V0 S5 P5VP3V3 BUF 50uA max load when EN5 & EN3 high  
 PP5V S5 P5VP3V3 LDO 100mA max load when EN5 high

Vout = 5.0V  
8A max output  
(L7320 limit)

Vout = 3.3V  
5.5A max output  
(L7360 limit)

NOTE: EN5 can float or tie to VIN for automatic 5V LDO enable  
 EN3 can float or tie to VREG5 for automatic 3.3V LDO enable  
 When both are low TPS51120 VIN current drops from 100-150uA to 10-20uA.


**5V / 3.3V Power Supply**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	REV.
NONE	73	109	

D

D




C

C

B

B




A

A

1.25V / 1.05V Power Supply  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	74	109	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480346	1	RES,MTL FILM,21 SK,14,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825

**1.8V DDR2 Supply**  
 SYNC\_MASTER=M87\_MLB    SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT 75 OF 109		
NONE			



### 3.3V FW PHY Supply



### 1.95V FW PHY Supply




**FW PHY Power Supplies**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	REV.
NONE	77	109	




# Power Control Signals



# 3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0




# Unused PGOOD Signals


- =P1V25ENET\_PGOOD = TP\_P1V25ENET\_PGOOD MAKE\_BASE=TRUE
- =P1V8\_S0GPU\_PGOOD = TP\_P1V8\_S0GPU\_PGOOD MAKE\_BASE=TRUE

# 1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation



# NOTE: 0.9V is not checked! Other S0 Rails PWRGD Circuit




3.425V G3Hot Supply & Power Control  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	78	109	

# PBus Supply & Battery Charger



VOLTAGE FOLLOWER GUARANTEES CURRENT LIMIT CIRCUITS ARE PROVIDED WITH SUFFICIENT CURRENT WITHOUT SINKING CURRENT FROM VREF.

**Adapter Input Current Limit**  
As shown, Isys = ~4.6A max

**Battery Charge Current Limit**  
As shown, Ichg = 4.5A max

## Battery Charge FETs

**PBus Supply & Batt. Charger**  
SYNC\_MASTER=M87\_LIO SYNC\_DATE=08/23/2007

**NOTICE OF PROPRIETARY PROPERTY**  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHEET	OF	
NONE	79	109	

# Page Notes

Power aliases required by this page:

- =PP1V2\_GPU\_PEX\_PLLXVDD
- =PP1V2\_GPU\_PEX\_IOVDDQ
- =PP1V2\_GPU\_PEX\_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:



(NONE)

D

C

B

A



D

C

B

A

NV G84M PCI-E

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	80	109	


# Page Notes

Power aliases required by this page:

- =PPVCORE\_GPU
- =PP1V8\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)



NV G84M Core/FB Power  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	81	109	


# Page Notes

Power aliases required by this page:

- =PP1V2\_GPU\_FBPLLAVDD
- =PP1V8\_GPU\_FBIO

Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)




NV G84M Frame Buffer I/F  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	82	OF	109

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer A (Top)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007


NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	84	109	



# Page Notes

- Power aliases required by this page:
- =PP3V3\_GPU\_VDD33
  - =PP3V3\_GPU\_MIO
  - =PP1V2\_GPU\_PLLVDD
  - =PP1V2\_GPU\_H\_PLLVDD
  - =PP1V2\_GPU\_VID\_PLLVDD
- Signal aliases required by this page:
- (NONE)
- BOM options provided by this page:
- (NONE)



OMIT

U8000  
NB8P-GS-W-A2  
BGA  
(6 OF 8)

GPI00	K3	GPU GPIO 0	73
GPI01	H1	GPU GPIO 1	73
GPI02	K5	GPU GPIO 2	73
GPI03	G5	GPU GPIO 3	73
GPI04	E2	GPU GPIO 4	73
GPI05	J5	GPU GPIO 5	73
GPI06	G6	GPU GPIO 6	73
GPI07	K6	GPU GPIO 7	73
GPI08	E1	GPU GPIO 8	73
GPI09	D2	GPU GPIO 9	73
GPI010	H5	GPU GPIO 10	73
GPI011	F4	GPU GPIO 11	73
GPI012	E3	GPU GPIO 12	73
GPI013	U3	GPU GPIO 13	73
GPI014	U4	GPU GPIO 14	73
SPDIP	J6	GPU SPDIF	73
STEREO	T3	GPU STEREO	73
BUFRST_L	F3	TP GPU BUFRST L	73
JTAG_TCK	AJ11	TP GPU JTAG TCK	73
JTAG_TDI	AK12	TP GPU JTAG TDI	73
JTAG_TDO	AL12	TP GPU JTAG TDO	73
JTAG_TMS	AK11	TP GPU JTAG TMS	73
(IPD) JTAG_TRST_L	AL13	TP GPU JTAG TRST L	73
MIOA_CLKOUT	R4	GPU MIOA CLKOUT P	73
MIOA_CLKOUT_N	P4	GPU MIOA CLKOUT N	73
MIOA_CTL3	P3	GPU MIOA CTL3	73
MIOA_DE	P1	GPU MIOA DE	73
MIOAD0	P2	GPU MIOA D<0>	73
MIOAD1	N2	GPU MIOA D<1>	73
MIOAD2	N1	GPU MIOA D<2>	73
MIOAD3	N3	GPU MIOA D<3>	73
MIOAD4	M1	GPU MIOA D<4>	73
MIOAD5	M3	GPU MIOA D<5>	73
MIOAD6	P5	GPU MIOA D<6>	73
MIOAD7	N6	GPU MIOA D<7>	73
MIOAD8	N5	GPU MIOA D<8>	73
MIOAD9	M4	GPU MIOA D<9>	73
MIOAD10	L4	GPU MIOA D<10>	73
MIOAD11	L5	GPU MIOA D<11>	73
MIOA_HSYNC	R3	GPU MIOA HSYNC	73
MIOA_VSYNC	R1	GPU MIOA VSYNC	73
MIOB_CLKIN	AE4	GPU MIOB CLKIN	73
MIOB_CLKOUT	AD4	GPU MIOB CLKOUT P	73
MIOB_CLKOUT_N	AD5	GPU MIOB CLKOUT N	73
MIOB_CTL3	AD3	GPU MIOB CTL3	73
MIOB_DE	AD1	GPU MIOB DE	73
MIOBD0	AC3	GPU MIOB D<0>	73
MIOBD1	AC1	GPU MIOB D<1>	73
MIOBD2	AC2	GPU MIOB D<2>	73
MIOBD3	AB2	GPU MIOB D<3>	73
MIOBD4	AB1	GPU MIOB D<4>	73
MIOBD5	AA1	GPU MIOB D<5>	73
MIOBD6	AB3	GPU MIOB D<6>	73
MIOBD7	AA3	GPU MIOB D<7>	73
MIOBD8	AC5	GPU MIOB D<8>	73
MIOBD9	AB5	GPU MIOB D<9>	73
MIOBD10	AB4	GPU MIOB D<10>	73
MIOBD11	AA5	GPU MIOB D<11>	73
MIOB_HSYNC	AF3	GPU MIOB HSYNC	73
MIOB_VSYNC	AE3	GPU MIOB VSYNC	73
THERMDP	K1	GPU THERMD P	73
THERMDN	J1	GPU THERMD N	73

## NV G84M GPIO/MIO/Misc

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	86	109	



### GPIOs


GPIO	Native Func	Signal
GPU GPIO 0	HPD0	GPU HPD
GPU GPIO 1	HPD1	NC GPU GPIO 1
GPU GPIO 2	LCD0_BL_PWM	GPU BL_PWM
GPU GPIO 3	LCD0_VDD	GPU PANEL_EN
GPU GPIO 4	LCD0_BL_EN	GPU BKLT_EN
GPU GPIO 5	VID0	TP GPU GSTATE<0>
GPU GPIO 6	VID1	TP GPU GSTATE<1>
GPU GPIO 7	MEM_VID	GPU VGA_EN_L
GPU GPIO 8	THERM	NC GPU GPIO 8
GPU GPIO 9	FAN_PWM	NC GPU GPIO 9
GPU GPIO 10	MEM_VREF	FB VREF_UNTERM
GPU GPIO 11	SLI_SYNC	GPU VCORE VID0
GPU GPIO 12	AC_DET	GPU VCORE VID1
GPU GPIO 13	PWR_CTL0	GPU VCORE VID2
GPU GPIO 14	PWR_CTL1	GPU VCORE VID3

### Renamed signals

GPU_CLK27M	GPU_XTALIN
GPU_CLK27M_SS	GPU_XTALSSIN
GPU_TDIODE_P	GPU_THERMD_P
GPU_TDIODE_N	GPU_THERMD_N
GPU_DVI_DDC_CLK	GPU_I2CB_SCL
GPU_DVI_DDC_DATA	GPU_I2CB_SDA
GPU_PANEL_DDC_CLK	GPU_I2CC_SCL
GPU_PANEL_DDC_DATA	GPU_I2CC_SDA
GPU_VDD_SENSE	TP_GPU_VDD_SENSE
GPU_GND_SENSE	TP_GPU_GND_SENSE

### Unused signals




NC_GPU_XTALOUT	GPU_XTALOUT
NC_GPU_SPDIF	GPU_SPDIF
NC_GPU_STEREO	GPU_STEREO
NC_FBA_MA<13>	FB_A_MA<13>
NC_FBB_MA<13>	FB_B_MA<13>
NC_FBA_CMD28	TP_FBA_CMD28
NC_FBC_CMD28	TP_FBC_CMD28
NC_GPU_ROM_CS_L	GPU_ROM_CS_L
NC_GPU_ROM_SCLK	GPU_ROM_SCLK
NC_GPU_ROM_SI	GPU_ROM_SI
NC_GPU_ROM_SO	GPU_ROM_SO
NC_GPU_CS_SYNC	GPU_CS_SYNC
NC_GPU_R2	GPU_R2
NC_GPU_G2	GPU_G2
NC_GPU_B2	GPU_B2
NC_GPU_H2SYNC	GPU_H2SYNC
NC_GPU_V2SYNC	GPU_V2SYNC
NC_LVDS_U_DATAP<3>	LVDS_U_DATA_P<3>
NC_LVDS_U_DATAN<3>	LVDS_U_DATA_N<3>
NC_LVDS_L_DATAP<3>	LVDS_L_DATA_P<3>
NC_LVDS_L_DATAN<3>	LVDS_L_DATA_N<3>
TP_GPU_MIOA_CLKOUT_P	GPU_MIOA_CLKOUT_P
TP_GPU_MIOA_CLKOUT_N	GPU_MIOA_CLKOUT_N
TP_GPU_MIOA_CTL3	GPU_MIOA_CTL3
TP_GPU_MIOA_DE	GPU_MIOA_DE
TP_GPU_MIOA_D<5..2>	GPU_MIOA_D<5..2>
TP_GPU_MIOA_D<7>	GPU_MIOA_D<7>
TP_GPU_MIOA_D<11..10>	GPU_MIOA_D<11..10>
TP_GPU_MIOA_HSYNC	GPU_MIOA_HSYNC
TP_GPU_MIOA_VSYNC	GPU_MIOA_VSYNC
TP_GPU_MIOB_CLKIN	GPU_MIOB_CLKIN
TP_GPU_MIOB_CLKOUT_P	GPU_MIOB_CLKOUT_P
TP_GPU_MIOB_CLKOUT_N	GPU_MIOB_CLKOUT_N
TP_GPU_MIOB_CTL3	GPU_MIOB_CTL3
TP_GPU_MIOB_DE	GPU_MIOB_DE
TP_GPU_MIOB_D<2>	GPU_MIOB_D<2>
TP_GPU_MIOB_D<7..6>	GPU_MIOB_D<7..6>
TP_GPU_MIOB_D<10>	GPU_MIOB_D<10>
TP_GPU_MIOB_VSYNC	GPU_MIOB_VSYNC
NC_GPU_IFPD_CLK_P	GPU_IFPD_CLK_P
NC_GPU_IFPD_CLK_N	GPU_IFPD_CLK_N



### Unused I2C Buses

NC_GPU_I2CA_SCL	GPU_I2CA_SCL
NC_GPU_I2CA_SDA	GPU_I2CA_SDA

I2CS ties into SMBus connection page (I2CS requires pullups even if not used)



### Unused Clocks

GPU_XTALSSIN	GPU_SS_INT
GPU_XTALOUTBUFF	GPU_SS_INT

### GPU Straps

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	87	109	

# Page Notes


Power aliases required by this page:  
 - =PP1V8\_GPU\_IFPX  
 - =PP3V3\_GPU\_IFPCD\_IOVDD  
 - =PP3V3\_GPU\_DAC

Signal aliases required by this page:  
 (NONE)

BOM options provided by this page:  
 (NONE)



Composite/S-Video	VGA	Component
C	R	Pr
Y	G	Y
Comp	B	Pb




NV G84M Video Interfaces  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	NONE	SHT	88 OF 109

# GPU VCore Regulator

# GPU VCore Current Sense




## GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	0	1	1.05575V	M87, M88	M87	-
0	1	1	0	1.13300V	-	M88	M87
0	0	1	0	1.23600V	-	-	M88

Other VID states may not be valid

## M87/M88 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_1P23V	GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_1P13V	GPUVID3_0, GPUVID2_1, GPUVID1_1, GPUVID0_0
GPUVID_1P05V	GPUVID3_1, GPUVID2_0, GPUVID1_0, GPUVID0_1



## GPU (G84M) Core Supply


SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	89	109	

# LCD (LVDS) INTERFACE




518S0289

**LVDS Display Connector**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		90	109

Power aliases required by this page:  
- =PP1V8\_S0\_FB\_VDD  
- =PP1V8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)



GDDR3 Frame Buffer A (Bot)  
SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

Power aliases required by this page:  
- =PPIV8\_S0\_FB\_VDD  
- =PPIV8\_S0\_FB\_VDDQ  
Signal aliases required by this page:  
(NONE)  
BOM options provided by this page:  
(NONE)




GDDR3 Frame Buffer B (Bot)

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC. DRAWING NUMBER 051-7431 REV. 11 SCALE NONE SHEET 92 OF 109


# 1.8V Frame Buffer Regulator




**1.8V FB Power Supply**  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007  
 NOTICE OF PROPRIETARY PROPERTY  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT 93 OF 109	
NONE			

# TMDS Filtering




# VGA SYNC Buffers




# ANALOG FILTERING

PLACE CLOSE TO CONNECTOR



# DVI INTERFACE



**DVI Display Connector**

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	94	109	




### IR & Sleep LED Connector




518S0474

### Top-Case Connector




516S0350

### Backlight Connector



518S0369

### Bluetooth (M13P) & SATA HDD Flex Connector



516S0350

**Project Specific Connectors**  
 SYNC\_MASTER=(MASTER) SYNC\_DATE=(MASTER)  
**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE		SHT	OF
NONE		96	109



### FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	=3:1_SPACING	?
FSB_ADDR2ADDR	*	=2:1_SPACING	?
FSB_ADSTB	*	=3:1_SPACING	?
FSB_ADDR2ADSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

### CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2T01	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

### CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BRQ0 L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<1>	7 10 14
FSB_DSTB1	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L P<3>	7 10 14
FSB_DSTB3	FSB_DSTB_55S	FSB_DSTB	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB ADSTB L<1>	7 10 14
CPU_IERR_L	CPU_55S		CPU IERR L	10
CPU_FERR_L	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 59
CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
CPU_FRGM_SB	CPU_55S		CPU INTR	10 23
CPU_FRGM_SB	CPU_55S		CPU NMI	10 23
CPU_FRGM_SB	CPU_55S		CPU A20M L	10 23
CPU_FRGM_SB	CPU_55S		CPU DPSTP L	7 10 23
CPU_FRGM_SB	CPU_55S		CPU IGNE L	10 23
CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
CPU_FRGM_SB	CPU_55S		CPU SMI L	10 23
CPU_FRGM_SB	CPU_55S		CPU STPCLK L	7 10 23
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 46
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
PM_DPRSLEVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 16 25 59
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 59
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 30
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU_DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23 59
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TEST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
CLK_FSB_1000	CLK_FSB	CLK_FSB	XDP CLK P	13 30 88
CLK_FSB_1000	CLK_FSB	CLK_FSB	XDP CLK N	13 30 88
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
	CPU_55S	CPU_2T01	CPU VID<6..0>	11 12
	CPU_55S	CPU_2T01	IMVP6 VID<6..0>	7 12 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 59
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 59
	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	59
	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	59

### CPU/FSB Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	100	109

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.  
 CRT & TVDAC signal single-ended impedance varies by location:  
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.  
 - 50-ohm +/- 15% from first to second termination resistor.  
 - 55-ohm +/- 15% from second termination resistor to connector.  
 CRT\_HSYNC/CRT\_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0> 67
	PCIE_100D	PCIE	PEG R2D N<15..0> 67
	PCIE_100D	PCIE	PEG R2D C P<15..0> 15 67
	PCIE_100D	PCIE	PEG R2D C N<15..0> 15 67
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0> 15 67
	PCIE_100D	PCIE	PEG D2R N<15..0> 15 67
	PCIE_100D	PCIE	PEG D2R C P<15..0> 67
	PCIE_100D	PCIE	PEG D2R C N<15..0> 67
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0> 16 24
	DMI_100D	DMI	DMI N2S N<3..0> 16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0> 16 24
	DMI_100D	DMI	DMI S2N N<3..0> 16 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P 15 22
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N 15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0> 15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0> 15 22
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3> 15 22
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3> 15 22
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P 15 22
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N 15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0> 15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0> 15 22
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3> 15 22
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3> 15 22
LVDS_IBG		LVDS	LVDS IBG 15 22
CRT_TVO_IREF		CRT	CRT TVO IREF
CRT_RED	CRT_50S	CRT	CRT RED
CRT_GREEN	CRT_50S	CRT	CRT GREEN
CRT_BLUE	CRT_50S	CRT	CRT BLUE
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R
TV_A_DAC	CRT_50S	TVDAC	TV A DAC
TV_B_DAC	CRT_50S	TVDAC	TV B DAC
TV_C_DAC	CRT_50S	TVDAC	TV C DAC

**NB Constraints**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007


**NOTICE OF PROPRIETARY PROPERTY**

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT		OF
NONE	101		109

## DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM\_\*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

## Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		PROPERTY	VALUE
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK P<2..0>	16 31
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK N<2..0>	16 31
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM CKE<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM CS L<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<5..3>	16 32
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK N<5..3>	16 32
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM CKE<4..3>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM CS L<3..2>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

**Memory Constraints**

SYNC\_MASTER=T9\_NOME      SYNC\_DATE=01/25/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	102	109	

### Disk Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
IDE_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

### HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

### USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

### Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=3:1_SPACING	?
SPI	*	=1.8:1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_PDD	IDE_55S	IDE	IDE PDD<15..0> 23 42
IDE_PDA	IDE_55S	IDE	IDE PDA<2..0> 23 42
IDE_PDCS	IDE_55S	IDE	IDE PDCS1 L 23 42
IDE_PDCS	IDE_55S	IDE	IDE PDCS3 L 23 42
IDE_PDIOW	IDE_55S	IDE	IDE PDIOW L 23 42
IDE_PDIOR	IDE_55S	IDE	IDE PDIOR L 23 42
IDE_PDDACK	IDE_55S	IDE	IDE PDDACK L 23 42
IDE_PDDREO	IDE_55S	IDE	IDE PDDREO 23 42
IDE_PDIORDY	IDE_55S	IDE	IDE PDIORDY 23 42
IDE_IRQ14	IDE_55S	IDE	IDE IRQ14 23 42
IDE_RST_L	IDE_55S	IDE	ODD RST 5VTOL L 24 42
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C P 23 81
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C N 23 81
SATA_A_R2D	SATA_100D	SATA	SATA A R2D P 81
SATA_A_R2D	SATA_100D	SATA	SATA A R2D N 81
SATA_A_D2R	SATA_100D	SATA	SATA A D2R P 23 81
SATA_A_D2R	SATA_100D	SATA	SATA A D2R N 23 81
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C P 23 81
SATA_A_D2R	SATA_100D	SATA	SATA A D2R C N 23 81
SATA_B_R2D	SATA_100D	SATA	SATA B R2D C P 23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D C N 23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D P 23 42
SATA_B_R2D	SATA_100D	SATA	SATA B R2D N 23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R P 23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R N 23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C P 23 42
SATA_B_D2R	SATA_100D	SATA	SATA B D2R C N 23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D C P 23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D C N 23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D P 23 42
SATA_C_R2D	SATA_100D	SATA	SATA C R2D N 23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R P 23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R N 23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C P 23 42
SATA_C_D2R	SATA_100D	SATA	SATA C D2R C N 23 42
SATA_RBIAS	SATA_55S	SATA	SATA RBIAS 42
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK 23 34
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK R 23 34
HDA_SYNC	HDA_55S	HDA	HDA SYNC 23 34
HDA_SYNC	HDA_55S	HDA	HDA SYNC R 23 34
HDA_RST_L	HDA_55S	HDA	HDA RST L 23 34
HDA_RST_L	HDA_55S	HDA	HDA RST L R 23 34
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0 23 34
HDA_SDIN0	HDA_55S	HDA	HDA SDIN CODEC 23 34
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT 23 34
HDA_SDOUT	HDA_55S	HDA	HDA SDOUT R 23 34
USB_EXT_A	USB_90D	USB	USB EXT_A P 24 43
USB_EXT_A	USB_90D	USB	USB EXT_A N 24 43
USB_EXT_A	USB_90D	USB	USB EXT_A MUXED P 24 43
USB_EXT_A	USB_90D	USB	USB EXT_A MUXED N 24 43
USB_MINI	USB_90D	USB	USB MINI P 24 34
USB_MINI	USB_90D	USB	USB MINI N 24 34
USB_EXTD	USB_90D	USB	USB EXT_D P 9 24
USB_EXTD	USB_90D	USB	USB EXT_D N 9 24
USB_CAMERA	USB_90D	USB	USB CAMERA P 24 44
USB_CAMERA	USB_90D	USB	USB CAMERA N 24 44
USB_BT	USB_90D	USB	USB BT P 24 81
USB_BT	USB_90D	USB	USB BT N 24 81
USB_TPAD	USB_90D	USB	USB TPAD P 24 81
USB_TPAD	USB_90D	USB	USB TPAD N 24 81
USB_IR	USB_90D	USB	USB IR P 7 24 81
USB_IR	USB_90D	USB	USB IR N 7 24 81
USB_EXTB	USB_90D	USB	USB EXTB P 24 34
USB_EXTB	USB_90D	USB	USB EXTB N 24 34
USB_EXCARD	USB_90D	USB	USB EXCARD P 24 34
USB_EXCARD	USB_90D	USB	USB EXCARD N 24 34
USB_EXTC	USB_90D	USB	USB EXTC P 24 34
USB_EXTC	USB_90D	USB	USB EXTC N 24 34
USB_RBIAS	USB_60S	USB	USB RBIAS 24
SMB_SB_SCL	SMB_55S	SMB	SMB CLK 25 48
SMB_SB_SDA	SMB_55S	SMB	SMB DATA 25 48
SMB_SB_ME_SCL	SMB_55S	SMB	SMB ME CLK 25 48
SMB_SB_ME_SDA	SMB_55S	SMB	SMB ME DATA 25 48
SPI_SCLK	SPI_55S	SPI	SPI SCLK R 24 56
SPI_SCLK	SPI_55S	SPI	SPI SCLK 56
SPI_SCLK	SPI_55S	SPI	SPI A SCLK R 56
SPI_SCLK	SPI_55S	SPI	SPI B SCLK R 56
SPI_SI	SPI_55S	SPI	SPI SI R 24 56
SPI_SI	SPI_55S	SPI	SPI SI 56
SPI_SI	SPI_55S	SPI	SPI A SI R 56
SPI_SI	SPI_55S	SPI	SPI B SI R 56
SPI_SO	SPI_55S	SPI	SPI SO 24 56
SPI_SO	SPI_55S	SPI	SPI A SO R 56
SPI_SO	SPI_55S	SPI	SPI B SO 56
SPI_SO	SPI_55S	SPI	SPI B SO R 56
SPI_CE_L0	SPI_55S	SPI	SPI CE R L<0> 24 56
SPI_CE_L0	SPI_55S	SPI	SPI CE L<0> 56
SPI_CE_L1	SPI_55S	SPI	SPI CE R L<1> 56
SPI_CE_L1	SPI_55S	SPI	SPI CE L<1> 56

### SB Constraints (1 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	103	109	

### PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

### Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

### Ethernet (Yukon) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCI_AD	PCI_55S	PCI	PCI AD<18..0>	24 38
PCI_AD19	PCI_55S	PCI	PCI AD<19>	24 38
PCI_AD20	PCI_55S	PCI	PCI AD<20>	24 38
PCI_AD	PCI_55S	PCI	PCI AD<31..21>	24 38
PCI_AD	PCI_55S	PCI	PCI PAR	24 38
PCI_C_BE_L	PCI_55S	PCI	PCI C BE L<3..0>	24 38
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L	24 38
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L	24 38
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L	24 38
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L	24 38
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L	24 38
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L	24 38
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L	24 38
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L	24 38
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L	24 38
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L	24 38
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L	24 38
INT_PIRQC_L	PCI_55S	PCI	INT PIRQC_L	24 38
INT_PIRQD_L	PCI_55S	PCI	INT PIRQD_L	24 38
INT_PIRQF_L	PCI_55S	PCI	INT PIRQF_L	24 38
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C P	24 34
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C N	24 34
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R P	24 34
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R N	24 34
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C P	24 34
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C N	24 34
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R P	24 34
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R N	24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C P	24 34
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C N	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R P	24 34
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R N	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C P	24 34
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C N	24 34
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R P	24 34
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R N	24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C P	24 34
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C N	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R P	24 34
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R N	24 34
GLAN_COMP			GLAN COMP	23
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK	16 25
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA	16 25
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET_L	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK	16 25
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA	16 25
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET_L	16 25
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	16 25
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0	25
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1	25
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C P	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C N	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D P	24 35
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D N	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R P	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R N	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C P	24 35
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C N	24 35
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<0>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<1>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<2>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3>	35 37
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<3>	35 37

### SB Constraints (2 of 2)

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	104	109

### Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_FSB_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CLK_MED_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_FSB	*	25 MIL	?
CLK_PCIE	*	20 MIL	?
CLK_MED	*	20 MIL	?
CLK_SLOW	*	10 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

### Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU0	CLK_FSB_100D	CLK_FSB	CK505_CPU0 P	29 30
CK505_CPU1	CLK_FSB_100D	CLK_FSB	CK505_CPU0 N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1 P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1 N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2 ITP_SRC10 P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2 ITP_SRC10 N	29 30
CK505_PCIF0	CLK_MED_55S	CLK_MED	CK505_PCIF0 CLK ITPEN	29 30
CK505_PCIF1	CLK_MED_55S	CLK_MED	CK505_PCIF1 CLK	29 30
CK505_PCI1	CLK_MED_55S	CLK_MED	CK505_PCI1 CLK	29 30
CK505_PCI2	CLK_MED_55S	CLK_MED	CK505_PCI2 CLK	29 30
CK505_PCI3	CLK_MED_55S	CLK_MED	CK505_PCI3 CLK	29 30
CK505_PCI4	CLK_MED_55S	CLK_MED	CK505_PCI4 CLK	29 30
CK505_PCI5	CLK_MED_55S	CLK_MED	CK505_PCI5 CLK FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M P	29 30
CK505_DOT96	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M N	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS P	29 30
CK505_LVDS	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS N	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1 P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1 N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2 P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2 N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3 P	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3 N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4 P	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4 N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5 P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5 N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6 P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6 N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7 P	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7 N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8 P	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8 N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK P	13 30 83
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK N	13 30 83
(CK505_PCIF0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 47
(CK505_PCIF1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	24 30
(CK505_PCI1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_FW	30 38
(CK505_PCI2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	30 45
(CK505_PCI3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	30 45
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_DOT96)	CRT_50S	GND	NB_CLK96M_DOT P	
(CK505_DOT96)	CRT_50S	GND	NB_CLK96M_DOT N	
(CK505_LVDS)	CRT_50S	GND	NB_CLK100M_DPLLSS P	
(CK505_LVDS)	CRT_50S	GND	NB_CLK100M_DPLLSS N	
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M P	9
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M N	9
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI P	24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI N	24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD P	30 34
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD N	30 34
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA P	23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA N	23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7 is project-specific	
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET P	30 35
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET N	30 35

### SMC SMC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55S	SMB	SMBUS_SMC_A_S3_SCL	48
SMBUS_SMC_A_S3_SDA	SMB_55S	SMB	SMBUS_SMC_A_S3_SDA	48
SMBUS_SMC_B_S0_SCL	SMB_55S	SMB	SMBUS_SMC_B_S0_SCL	48
SMBUS_SMC_B_S0_SDA	SMB_55S	SMB	SMBUS_SMC_B_S0_SDA	48
SMBUS_SMC_0_S0_SCL	SMB_55S	SMB	SMBUS_SMC_0_S0_SCL	48
SMBUS_SMC_0_S0_SDA	SMB_55S	SMB	SMBUS_SMC_0_S0_SDA	48
SMBUS_SMC_BSA_SCL	SMB_55S	SMB	SMBUS_SMC_BSA_SCL	48
SMBUS_SMC_BSA_SDA	SMB_55S	SMB	SMBUS_SMC_BSA_SDA	48
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	SMBUS_SMC_MGMT_SCL	48
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	SMBUS_SMC_MGMT_SDA	48

### Clock & SMC Constraints

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	105	109



### FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

### FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
EW_D_CTL	EW_55S	FW	FW LINK<7..0>
EW_D_CTL	EW_55S	FW	FW CTL<1..0>
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW LINK_LCLK
EW_LCLK	CLK_MED_55S	CLK_MED	CLKFW PHY_LCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW LINK_PCLK 38 39
EW_PCLK	CLK_MED_55S	CLK_MED	CLKFW PHY_PCLK 38 39
EW_LKON	EW_55S	FW	FW LKON
EW_LKON	EW_55S	FW	FW LKON R
EW_LPS	EW_55S	FW	FW LPS 38 39
EW_LREQ	EW_55S	FW	FW LREQ 38 39
EW_PINT	EW_55S	FW	FW PINT 38 39
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW_XI_R
EWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW_XI
EW_0_TPA	EW_110D	EW_TP	FW_0 TPA_P 39 41
EW_0_TPA	EW_110D	EW_TP	FW_0 TPA_N 39 41
EW_0_TPB	EW_110D	EW_TP	FW_0 TPB_P 39 41
EW_0_TPB	EW_110D	EW_TP	FW_0 TPB_N 39 41
EW_1_TPA	EW_110D	EW_TP	FW_1 TPA_P 39 41
EW_1_TPA	EW_110D	EW_TP	FW_1 TPA_N 39 41
EW_1_TPB	EW_110D	EW_TP	FW_1 TPB_P 39 41
EW_1_TPB	EW_110D	EW_TP	FW_1 TPB_N 39 41
Port 2 Not Used			

### FireWire Constraints

SYNC\_MASTER=T9\_NOME SYNC\_DATE=01/25/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7431 11

SCALE NONE SHT 106 OF 109

### GDDR3 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	=55_OHM_SE	=40_OHM_SE	=55_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR3_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
GDDR3_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR3_CLK	*	=2.5:1_SPACING	?
GDDR3_CMD	*	=2.5:1_SPACING	?
GDDR3_DATA	*	=2.5:1_SPACING	?
GDDR3_DQS	*	=2.5:1_SPACING	?

### Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TMDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
VGA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
VGA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TMDS	*	20 MIL	?
VGA	*	20 MIL	?
VGA_SYNC	*	20 MIL	?

### GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB_A_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<0>	69 70 77
FB_A_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<0>	69 70 77
FB_B_CLK_P	GDDR3_80D	GDDR3_CLK	FB A CLK P<1>	69 70 77
FB_B_CLK_N	GDDR3_80D	GDDR3_CLK	FB A CLK N<1>	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<1..0>	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A MA<11..6>	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A BA<2..0>	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A RAS L	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A CAS L	69 70 77
FB_AB_CMD	GDDR3_40R55SE	GDDR3_CMD	FB A WE L	69 70 77
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A CKE	69 70 77
FB_AB_CS0	GDDR3_40R55SE	GDDR3_CMD	FB A CS0 L	69 70 77
FB_AB_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB A DRAM RST	69 70 77
FB_A_CMD	GDDR3_50SE	GDDR3_CMD	FB A LMA<5..2>	69 70 77
FB_B_CMD	GDDR3_50SE	GDDR3_CMD	FB A UMA<5..2>	69 70 77
FB_A_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<0>	69 70 77
FB_A_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<1>	69 70 77
FB_A_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<2>	69 70 77
FB_A_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<3>	69 70 77
FB_A_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<0>	69 70 77
FB_A_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<1>	69 70 77
FB_A_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<2>	69 70 77
FB_A_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<3>	69 70 77
FB_A_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<7..0>	69 70 77
FB_A_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<15..8>	69 70 77
FB_A_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<23..16>	69 70 77
FB_A_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<31..24>	69 70 77
FB_A_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM L<0>	69 70 77
FB_A_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM L<1>	69 70 77
FB_A_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM L<2>	69 70 77
FB_A_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM L<3>	69 70 77
FB_B_WDQS0	GDDR3_50SE	GDDR3_DQS	FB A WDQS<4>	69 70 77
FB_B_WDQS1	GDDR3_50SE	GDDR3_DQS	FB A WDQS<5>	69 70 77
FB_B_WDQS2	GDDR3_50SE	GDDR3_DQS	FB A WDQS<6>	69 70 77
FB_B_WDQS3	GDDR3_50SE	GDDR3_DQS	FB A WDQS<7>	69 70 77
FB_B_RDQS0	GDDR3_50SE	GDDR3_DQS	FB A RDQS<4>	69 70 77
FB_B_RDQS1	GDDR3_50SE	GDDR3_DQS	FB A RDQS<5>	69 70 77
FB_B_RDQS2	GDDR3_50SE	GDDR3_DQS	FB A RDQS<6>	69 70 77
FB_B_RDQS3	GDDR3_50SE	GDDR3_DQS	FB A RDQS<7>	69 70 77
FB_B_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB A DQ<39..32>	69 70 77
FB_B_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB A DQ<47..40>	69 70 77
FB_B_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB A DQ<55..48>	69 70 77
FB_B_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB A DQ<63..56>	69 70 77
FB_B_DQM0	GDDR3_50SE	GDDR3_DATA	FB A DQM L<4>	69 70 77
FB_B_DQM1	GDDR3_50SE	GDDR3_DATA	FB A DQM L<5>	69 70 77
FB_B_DQM2	GDDR3_50SE	GDDR3_DATA	FB A DQM L<6>	69 70 77
FB_B_DQM3	GDDR3_50SE	GDDR3_DATA	FB A DQM L<7>	69 70 77

### GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FB_C_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<0>	69 71 78
FB_C_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<0>	69 71 78
FB_D_CLK_P	GDDR3_80D	GDDR3_CLK	FB B CLK P<1>	69 71 78
FB_D_CLK_N	GDDR3_80D	GDDR3_CLK	FB B CLK N<1>	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<1..0>	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B MA<11..6>	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B BA<2..0>	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B RAS L	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B CAS L	69 71 78
FB_CD_CMD	GDDR3_40R55SE	GDDR3_CMD	FB B WE L	69 71 78
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B CKE	69 71 78
FB_CD_CS0	GDDR3_40R55SE	GDDR3_CMD	FB B CS0 L	69 71 78
FB_CD_CMD_PD	GDDR3_40R55SE	GDDR3_CMD	FB B DRAM RST	69 71 78
FB_C_CMD	GDDR3_50SE	GDDR3_CMD	FB B LMA<5..2>	69 71 78
FB_D_CMD	GDDR3_50SE	GDDR3_CMD	FB B UMA<5..2>	69 71 78
FB_C_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<0>	69 71 78
FB_C_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<1>	69 71 78
FB_C_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<2>	69 71 78
FB_C_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<3>	69 71 78
FB_C_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<0>	69 71 78
FB_C_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<1>	69 71 78
FB_C_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<2>	69 71 78
FB_C_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<3>	69 71 78
FB_C_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<7..0>	69 71 78
FB_C_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<15..8>	69 71 78
FB_C_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<23..16>	69 71 78
FB_C_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<31..24>	69 71 78
FB_C_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM L<0>	69 71 78
FB_C_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM L<1>	69 71 78
FB_C_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM L<2>	69 71 78
FB_C_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM L<3>	69 71 78
FB_D_WDQS0	GDDR3_50SE	GDDR3_DQS	FB B WDQS<4>	69 71 78
FB_D_WDQS1	GDDR3_50SE	GDDR3_DQS	FB B WDQS<5>	69 71 78
FB_D_WDQS2	GDDR3_50SE	GDDR3_DQS	FB B WDQS<6>	69 71 78
FB_D_WDQS3	GDDR3_50SE	GDDR3_DQS	FB B WDQS<7>	69 71 78
FB_D_RDQS0	GDDR3_50SE	GDDR3_DQS	FB B RDQS<4>	69 71 78
FB_D_RDQS1	GDDR3_50SE	GDDR3_DQS	FB B RDQS<5>	69 71 78
FB_D_RDQS2	GDDR3_50SE	GDDR3_DQS	FB B RDQS<6>	69 71 78
FB_D_RDQS3	GDDR3_50SE	GDDR3_DQS	FB B RDQS<7>	69 71 78
FB_D_DQ_BYTE0	GDDR3_50SE	GDDR3_DATA	FB B DQ<39..32>	69 71 78
FB_D_DQ_BYTE1	GDDR3_50SE	GDDR3_DATA	FB B DQ<47..40>	69 71 78
FB_D_DQ_BYTE2	GDDR3_50SE	GDDR3_DATA	FB B DQ<55..48>	69 71 78
FB_D_DQ_BYTE3	GDDR3_50SE	GDDR3_DATA	FB B DQ<63..56>	69 71 78
FB_D_DQM0	GDDR3_50SE	GDDR3_DATA	FB B DQM L<4>	69 71 78
FB_D_DQM1	GDDR3_50SE	GDDR3_DATA	FB B DQM L<5>	69 71 78
FB_D_DQM2	GDDR3_50SE	GDDR3_DATA	FB B DQM L<6>	69 71 78
FB_D_DQM3	GDDR3_50SE	GDDR3_DATA	FB B DQM L<7>	69 71 78

### G84M Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
(CK505_DOT96)	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M	30 73
CK505_CLK27MSS	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M_SS	30 73
LVDS_L_CLK	LVDS_100D	LVDS	LVDS L CLK P	74 76
LVDS_L_CLK	LVDS_100D	LVDS	LVDS L CLK N	74 76
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA P<2..0>	74 76
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA N<2..0>	74 76
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA P<3>	73 74
LVDS_L_DATA	LVDS_100D	LVDS	LVDS L DATA N<3>	73 74
LVDS_U_CLK	LVDS_100D	LVDS	LVDS U CLK P	74 76
LVDS_U_CLK	LVDS_100D	LVDS	LVDS U CLK N	74 76
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA P<2..0>	74 76
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA N<2..0>	74 76
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA P<3>	73 74
LVDS_U_DATA	LVDS_100D	LVDS	LVDS U DATA N<3>	73 74
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK P	74 80
TMDS_CLK	TMDS_100D	TMDS	TMDS CLK N	74 80
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA P<5..0>	74 80
TMDS_DATA	TMDS_100D	TMDS	TMDS DATA N<5..0>	74 80
VGA_B_TV_C	VGA_50S	VGA	GPU TV C VGA R	73 80
VGA_G_TV_Y	VGA_50S	VGA	GPU TV Y VGA G	73 80
VGA_B_TV_COMP	VGA_50S	VGA	GPU TV COMP VGA B	73 80
VGA_50S	VGA_50S	VGA	GPU VGA R	73 74
VGA_50S	VGA_50S	VGA	GPU VGA G	73 74
VGA_50S	VGA_50S	VGA	GPU VGA B	73 74
VGA_50S	VGA_50S	VGA	GPU TV C	73 74
VGA_50S	VGA_50S	VGA	GPU TV Y	73 74
VGA_50S	VGA_50S	VGA	GPU TV COMP	73 74
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA HSYNC	74 80
VGA_SYNC	VGA_55S	VGA_SYNC	GPU VGA VSYNC	74 80

### GPU (G84M) Constraints

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

#### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	107	109

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PP1V8_MEM	*	PWR_P2MM
MEM_CMD	PP1V8_MEM	*	PWR_P2MM
MEM_CTRL	PP1V8_MEM	*	PWR_P2MM
MEM_DATA	PP1V8_MEM	*	PWR_P2MM
MEM_DQS	PP1V8_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
DMI	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

## Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

Allow 0.1 mm necks for >0.1 mm lines between thru-hole SO-DIMM pins.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	OVERRIDE	OVERRIDE	OVERRIDE	0.100 MM	2.54 MM	OVERRIDE	OVERRIDE
MEM_70D	ISL10			0.100 MM	2.54 MM		
MEM_85D	ISL4, ISL10			0.100 MM	2.54 MM		

## Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
TMDS_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA


## M87 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE_EXCARD_R2D_P 34
(PCIE_EXCARD)	PCIE_100D	PCIE	PCIE_EXCARD_R2D_N 34
(PCIE_MINI)	PCIE_100D	PCIE	PCIE_MINI_R2D_P 34
(PCIE_MINI)	PCIE_100D	PCIE	PCIE_MINI_R2D_N 34
	ENET_100D	ENET_MDI	ENET_MDI_R_P<3..0>
	ENET_100D	ENET_MDI	ENET_MDI_R_N<3..0>
	ENET_100D	ENETCONN	ENETCONN_P<3..0> 37
	ENET_100D	ENETCONN	ENETCONN_N<3..0> 37
	FW_110D	FW_TP	FW_PORT0_TPA_FL_P 41
	FW_110D	FW_TP	FW_PORT0_TPA_FL_N 41
	FW_110D	FW_TP	FW_PORT0_TPB_FL_P 41
	FW_110D	FW_TP	FW_PORT0_TPB_FL_N 41
(SATA_A_R2D)	SATA_100D	SATA	SATA_A_R2D_UF_P 81
(SATA_A_R2D)	SATA_100D	SATA	SATA_A_R2D_UF_N 81
(SATA_A_D2R)	SATA_100D	SATA	SATA_A_D2R_UF_P 81
(SATA_A_D2R)	SATA_100D	SATA	SATA_A_D2R_UF_N 81
(USB_EXT_A)	USB_90D	USB	USB2_EXT_A_MUXED_P 43
(USB_EXT_A)	USB_90D	USB	USB2_EXT_A_MUXED_N 43
(USB_EXT_A)	USB_90D	USB	USB2_RT_P 43
(USB_EXT_A)	USB_90D	USB	USB2_RT_N 43
(USB_EXT_D)	USB_90D	USB	USB_WWAN_F_P 43
(USB_EXT_D)	USB_90D	USB	USB_WWAN_F_N 43
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_F_P 7 44
(USB_CAMERA)	USB_90D	USB	USB_CAMERA_F_N 7 44
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6_VSEN_P 75
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	GFXIMVP6_VSEN_N 75
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	NBCOREISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	NBCOREISNS_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V25ISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V25ISNS_N 50
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS_D2_N 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_P 10 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD_N 10 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS_D_P 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS_D_N 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_P 51 73
THERM_DIFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE_N 51 73
THERM_DIFFPAIR	THERM_1T01_55S	THERM	HSTHMSNS_D_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	HSTHMSNS_D_N 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	RSFSTHMSNS_D_P 7 51
THERM_DIFFPAIR	THERM_1T01_55S	THERM	RSFSTHMSNS_D_N 7 51
	LVDS_100D	LVDS	LVDS_L_CLK_CONN_F_P 76
	LVDS_100D	LVDS	LVDS_L_CLK_CONN_F_N 76
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_R_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8ISNS_R_N 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_R_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_R_N 50
	TMDS_100D	TMDS	TMDS_CLK_R_P 80
	TMDS_100D	TMDS	TMDS_CLK_R_N 80
	TMDS_100D	TMDS	TMDS_CLK_F_P 80
	TMDS_100D	TMDS	TMDS_CLK_F_N 80
	TMDS_100D	TMDS	TMDS_DATA_F_P<5..0> 80
	TMDS_100D	TMDS	TMDS_DATA_F_N<5..0> 80
(VGA_R_TV_Y)	VGA_50S	VGA	VGA_R 80
(VGA_G_TV_C)	VGA_50S	VGA	VGA_G 80
(VGA_B_TV_COMP)	VGA_50S	VGA	VGA_B 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC_R 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC_R 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_HSYNC 80
(VGA_SYNC)	VGA_55S	VGA_SYNC	VGA_VSYNC 80
	PP1V8_MEM		=PP1V8_S3M_MEM_A 8 31
	PP1V8_MEM		=PP1V8_S3M_MEM_B 8 32
	GND		GND
	ENET_POWER		ENET_POWER
	SB_POWER		PP3V3_S5 8
	SB_POWER		PP3V3_S0 8 65
	SB_POWER		PP1V5_S0 8
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_P 50
SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GUISNS_N 50
	FW_POWER		FW_POWER

Project Specific Constraints  
 SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

### NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7431	11
SCALE	SHT	OF
NONE	108	109

# M75 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	30 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.100 MM	0.100 MM			
55_OHM_SE	ISL2, ISL11	Y	0.250 MM	0.076 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.150 MM	0.150 MM			
45_OHM_SE	*	Y	0.105 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
40_OHM_SE	*	Y	0.131 MM	0.131 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.335 MM	0.335 MM			
27P4_OHM_SE	*	Y	0.240 MM	0.240 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL4	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL9, ISL10	Y	0.149 MM	0.149 MM		0.125 MM	0.125 MM
70_OHM_DIFF	ISL2, ISL11	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.185 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL9, ISL10	Y	0.115 MM	0.115 MM		0.125 MM	0.125 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.101 MM	0.101 MM		0.125 MM	0.125 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.099 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.8:1_SPACING	*	0.18 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_MED	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100\_DIFF\_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

## PCB Rule Definitions

SYNC\_MASTER=M87\_MLB SYNC\_DATE=08/28/2007

**NOTICE OF PROPRIETARY PROPERTY**  
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
 II NOT TO REPRODUCE OR COPY IT  
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7431	11
SCALE	SHT	OF	
NONE	109	109	