


ZC1 SYSTEM BLOCK DIAGRAM

EV@: Stuff when external VGA used
 SH@: Stuff when SATA HDD used
 PH@: Stuff when PATA HDD used



www.vinafix.vn


PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	BLOCK DIAGRAM	1A
Date: Monday, October 03, 2005	Sheet 1 of 46	

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	200	100	33

Default

A1A-change X1,X2 capacitor from 27pf to 33pf(CL=20pf)




33 NEW_CLKREQ#
32 EZ_CLKREQ#




PREQ3(PCIE) Latched Select
"0": CLK Enable
"1": CLK Disable Control : PCIE 2,4,6,8



PREQ4(PCIE) Latched Select
"0": CLK Enable
"1": CLK Disable Control : PCIE 1,3,5,7

A1A-FSB Frequency Select:by CPU driven




A1A:Change pin 3 PCLK_LAN to PCLK_TPM






XDP_TCK PD 27.4/1% ?
 XDP_TRST PD 510ohm /5% ?
 XDP_TDI PU 150ohm /1.05V
 XDP_TMS PU 39.2/1%?
 XDP_TDO PU 54.9ohm?
 For ITP700




AlA: Intel 2005 WW25 update






PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	CPU(1 OF 2)	1A
Date:	Friday, October 07, 2005	Sheet 3 of 46





+1.05V
VCC_CORE
+1.5V

+1.05V 2,3,6,8,9,10,14,17,44
VCC_CORE 41
+1.5V 8,10,15,17,29,33,42,43



VCCA (1.5v) is a power source required by the PLL clock






A1A: Reversed VCCSENSE/VSSSENSE on Vcore side

PROJECT : ZC1


Quanta Computer Inc.


Size	Document Number	Rev
	CPU(2 OF 2)	1A
Date	Friday, October 17, 2005	Sheet 4 of 46





PROJECT : ZC1
Quanta Computer Inc.



Size	Document Number	Rev
	Thermal Sensor,FAN	1A
Date:	Friday, October 07, 2005	Sheet 5 of 46







PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number GMCH DDR(2 OF 6)	Rev 1A
Date:	Monday, October 03, 2005	Sheet 7 of 46




- PULL LOW FOR DVO NOT PRESENT (INTERNAL PULLLOW IN 915GM)**
- MCH_CFG_5 Low = DMI X2, High=DMIx4
 - MCH_CFG_6 DDR : Low =Moby Dick, High= Calistoga (Default)
 - MCH_CFG_7 CPU Strap Low=RSVD, High=Mobile CPU
 - MCH_CFG_9 PCI Exp Graphics Lane: Low =Reserved,High=Mobility
 - MCH_CFG_10 Host PLL VCC Select: Low=Reserved, High=Mobility
 - MCH_CFG_11: PSB 4x CLK ENABLE Low=Reserved, High=Calistoga
A1A:MCH_CFG_11->intel Ww11 recommend remove
MCH_CFG_11 R253 *2.2K 4
A1A:intel Ww11 recommend remove
 - MCH_CFG_16 FSB Dynmic ODT: Low=Dynamic ODT Disabled, High=Dynamic ODT Enabled.
 - MCH_CFG_18 VCC Select: LOW=1.05V, High=1.5V
 - MCH_CFG_19 DMI LANE Reversal: Low=Normal,High=LANES Reversed.
 - MCH_CFG_20 PCIe Backward interoperability mode: Low= only SDVO or PCIe x1 is operational (defaults), High=SDVO and PCIe x1 are operation simultaneously via the PEG port.




If the LVDS interface is not implemented, all signals associated with the interface can be left as No Connects

If not implemented, the SDVO interface signals can be left as No Connect.







PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH DMI/VEDIO(3 OF 6)	1A
Date:	Friday, October 07, 2005	Sheet 8 of 46







PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH PW & STRAP(4 OF 6)	1A
Date:	Friday, October 07, 2005	Sheet 9 of 46



+1.05V	+1.05V 2,3,4,6,8,9,14,17,44
+1.5V	+1.5V 4,8,15,17,29,33,42,43
+1.5V PCIE	+1.5V PCIE 8
+2.5V	+2.5V 8,19,20,25,42,43
+3V	+3V 2,5,8,13,14,15,16,17,18,19,20,24,25,26,27,29,30,31,32,33,34,35,36,37,38,39,40,41,42,44



When the LVDS interface is not implemented, the VCTX_LVDS, VCCD_LVDS, and VCCA_LVDS signals of the interface can be connected to ground



POWER

PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	GMCH POWER (5 OF 6)	1A
Date:	Friday, October 07, 2005	Sheet 10 of 46




PROJECT : ZC1
Quanta Computer Inc.



Size	Document Number	Rev
	GMCH GND(6 OF 6)	1A
Date:	Monday, October 03, 2005	Sheet 11 of 46

DDRII DUAL CHANNEL A,B.


DDRII A CHANNEL



A1A:Swap net




DDRII B CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM

A1A:Swap net







A1A:Swap net




PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	DDR RES. ARRAY	1A
Date:	Friday, October 07, 2005	Sheet 12 of 46



RTC



CKL:C1/C2: 18pF -> CL:12.5pF
 C1/C: 10pF -> CL Value = 8.5pF
 A1A:Change RTXC1/RTXC2 from 10pf to 18pf

A1A:Change RTC Connector footprint

20MIL 20MIL

CKL:in ~ 20nF


25mils/15mils

ICH7 internal VR enable strap

	INTVRMEN
Enable (default)	1
Disable	0

A series termination resistor is required for the PRIMARY CODEC

Should be 2" close ICH7




PROJECT : ZC1
Quanta Computer Inc.


Size	Document Number	Rev
Date:	Friday, October 07, 2005	Sheet 14 of 46

AlA:Change PCIE pin define to meet Acer spec


New card




GLAN




MINI CARD (WLAN)




EZ4_1








EZ4_2



- SPI_SCLK R2
- SPI_CE# P6
- NVM_ARB P1
- SPI_SI P5
- SPI_SO P2
- USBOC#0 D3
- USBOC#1 C4
- USBOC#2 D4
- USBOC#3 E4
- USBOC#4 D5
- USBOC#5 C3
- USBOC#6 A2
- USBOC#7 B3



ICH7-M DH







ICH7 Boot BIOS select

	STRAP	GNT5# R1	GNT4# R2
LPC (default)	11	UNSTUFF	UNSTUFF
PCI	10	UNSTUFF	STUFF
SPI	01	STUFF	UNSTUFF


PCI DEVICE	IDSEL#	REQ# / GNT#	Interrupts
OZ711MP1	A25	REQ0# / GNT0#	INTE#

29.30 AD[0..31]



AlA: Reserve 100k pull low to GND



PROJECT : ZC1
Quanta Computer Inc.



Note: Connect to EC; Reserve PH/3V


BOM

Board ID	ID1 (R409/R410)	ID0 (R406/R407)
Como-P	0	0
Reserve	0	1
Reserve	1	0
Reserve	1	1



PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	ICH7-M GPIO (3 OF 4)	1A
Date:	Friday, October 07, 2005	Sheet 16 of 46





PROJECT : ZC1
Quanta Computer Inc.


Size	Document Number	Rev
	ICH7-M POWER (4 OF 4)	1A
Date:	Friday, October 07, 2005	Sheet 17 of 46

PCIE TEST PADS
 PCIE TEST POINTS MUST BE WITHIN 250 MILS
 OF THE ASIC BALL WITH POSITIVE AND NEGATIVE
 SIGNALS THE SAME DISTANCE

8 PEG_RXP[15:0]
 8 PEG_RXN[15:0]
 8 PEG_TXP[15:0]
 8 PEG_TXN[15:0]



ATI FEATURE NOT ENABLED (M52P, M54P, M56P)
 B1B: Don't stuff R153, R166 for PCIE_TEST




PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	M56P 1 OF 7	1A
Date:	Friday, October 07, 2005	Sheet 18 of 46

MEMORY CLOCK SPREAD SPECTRUM


ANY UNUSED GPIO CAN OPTIONALLY BE MEMORY TYPE CONFIG STRAPS

24 MEMTYP_1
24 MEMTYP_0
C1C:Change GPIO27 instead of GPIO25 for MEMTYP_1




Voltage divider resistor values R181 and R551 to ensure XTALIN/XTALOUT voltage level matches vddc

A1A: Reversed LVDSCLK, LVDSDATA pull high to LVDS side
 A1A: Change LVDS_DAT, LVDS_CLK to DVPDATA18/DVPDATA19






V_PWRCTRL DRIVEN HI SELECT 1.0V VDDC
 V_PWRCTRL DRIVEN LO SELECT 1.1V VDDC

FOR m26x, m52p, m54p, m56p thermal interrupt is low edge and connects to gpio17




FOR M52P, M54P, M56P CONNECT TO +2.5V
 1.2V OR 1.0V @ 20mA ASIC MPVDD +1.1V, VGA 20 mA
 CONNECT TO VDDC






B1B: Remove Q12, Q31 for VGA thermal sensor

The TMSD termination resistor values (330 ohm) are pcb layout dependent and may require final tuning



PROJECT : ZC1
Quanta Computer Inc.

If memory interface has to be up to 600MHz or above, the GPU core voltage and memory I/O voltage may need to be increased to 1.2-1.3V and 2.0V



1.2V ASIC PCIE_PVDD12 @ 100mA, PCIE_VDDR12 @ 2000mA
FOR M52P, M54P, M56P CONNECT TO +1.2V



1.2V OR 1.0V @ 18A ASIC VDDC, VDDCI


GENERIC : FOR M56P IT IS A BACK BIAS REGULATOR CONTROL

Panel power(LCD/VC) control
GENERIC->FOR M56P IT IS A BACK BIAS REGULATOR CONTROL

A1A:Change to VGA_MEM_I0

A1A:Change to VGA_MEM_I0





L27
EV@BLM18PG181SN10_6

CORE GND


PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	M56P 6 OF 7	1A
Date:	Friday, October 07, 2005	Sheet 21 of 46

RV410 MEMORY CHANNELS A and B

Channel A

Channel B






Place VRAM_REF0, VRAM_REF1 parts closed M56

Reference voltage per channel (memory data/strobe)
MVREFD_[0:1] (0.7 * VDDR1) (For GDDR3)
MVREFS_[0:1] (0.7 * VDDR1) (for GDDR3)

Reference voltage per channel (memory data/strobe)
MVREFD_[0:1] (0.7 * VDDR1) (for GDDR3)
MVREFS_[0:1] (0.7 * VDDR1) (for GDDR3)

256/512 Mbit GDDRIII Channels A and B Rank 1



PLACE VREF DIVIDERS AND CAPS CLOSE TO ASIC

M54/M52: BA0, 1, 2=MA12, 13, 15
 M56: BA0, 1, 2=MA14, 15, 13

R181 Reserve .25pF, connect +1.8V to VGA_MEM_10

120 ohm pullups are required on m25x and m56p control signals. They are not required on M52p, m54p


M54/M52: BA0, 1, 2=MA12, 13, 15
 M56: BA0, 1, 2=MA14, 15, 13

CHAN B DDR3 1366GA 16MX32 MEMORY (OPTIONAL MIRRORRED LAYOUT EXAMPLE)

ARD5PR-T513 SAM80MG GDDR3 (512MB) LP
 ARD5PR-T503 SAM80MG GDDR3 (256MB)
 ARD5PR-T500 Infinium GDDR3 (512MB)

OPTION STRAPS

GPIO [13:0] have internal PD
A1A:Change GPIO0 to high




M56-P Strap

STRAPS	PIN	DESCRIPTION OF RECOMMENDED SETTING	RECOMMENDED
STRAP_B_PTX_PWRS_ENB	GPIO0	TRANSMITTER POWER SAVINGS ENABLE - FULL TX OUTPUT SWING	INSTALL 10K RESISTOR
STRAP_B_PTX_DEEMPHLEN	GPIO1	TRANSMITTER DE-EMPHASIS ENABLE FOR M56X,M56P - INSTALL WITH ATI R5460,R5460D,R5460E, R5410,R5462 CHIPSETS DO NOT INSTALL WITH INTEL 915PM CHIPSET FOR M56 - INSTALL	TBD
RSVD	GPIO(3:2)	NO ATI FEATURE ENABLED	DO NOT INSTALL 10K RESISTORS
REVERSE LANE DEBUG ACCESS	GPIO4	NO DEBUG ACCESS (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
STRAP_FORCE_COMPLIANCE RSVD	GPIO5	sets the desired PCIE PLL bandwidth for M5x parts	DO NOT INSTALL 10K RESISTOR
COMMON MODE RANGE	GPIO6	NO ATI FEATURE ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
DEBUG ACCESS FORCE_COMPLIANCE	GPIO8	DON'T FORCE COMPLIANCE STATE (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
ROMIDCFG(3:0) MEMORY APERTURE SIZE	GPIO(9,13:11)	IF NO ROM GPIO11(M26X) AND GPIO12,13(M52,M54,M56) SET MEMORY APERTURE SIZE 000x - No ROM MEM_AP_SIZE=0(128MB) 001x - No ROM MEM_AP_SIZE=0(128MB) 010x - No Rom MEM_AP_SIZE=10(64MB) 011x - No ROM MEM_AP_SIZE=1(Reserved) 1000 - Parallel ROM, chip IDs from ROM 1001 - Serial AT25F1024 ROM (Atmel), chip IDs from ROM 1010 - Serial AT45D5011 ROM (Atmel), chip IDs from ROM 1011 - Serial M25P10 ROM (ST), chip IDs from ROM 1100 - Serial M25P05 ROM (ST), chip IDs from ROM 1100 - Serial NX25F01B ROM (ISSI), chip IDs from ROM	A1A:change ROMIDCFG(3:0) to 0010
VIP_DEVICE	VSYNC	Indicates if any slave VIP host devices drove this pin low during reset. 0 - Slave VIP host port device present. 1 - No slave VIP port devices reporting presence during reset	No default
NO STRAP FUNCTION	H2VSYNC, V2VSYNC,GENERICC	ATI FEATURE NOT ENABLED (M52P,M54P,M56P)	DO NOT INSTALL 10K RESISTOR
	VSYNC	RSVD	
	HSYNC	RSVD	
	PCIE_TEST	RSVD	

Board Straps

REV. 0.3

STRAPS	PIN	DESCRIPTION	VALUE
MEMTYP(1:0)	GPIO25,26	MEMORY TYPE AND SPEED SELECT Memory connected to R420 identification for BIOS 00 - Samsung GDDR 3 memory(256Mb) 136 Ball BGA package 01 - Samsung GDDR 3 memory(512Mb) 136 Ball BGA package 10 - Infineon GDDR 3 memory(256Mb) 136 Ball BGA package 11 - Infineon GDDR 3 memory(512Mb) 136 Ball BGA package	00
DC_Strap1	GPIO(10)	Internal TMD5 Enabled 0 - Disabled 1 - Enabled	1
DC_Strap2	LCDDATA(13)	Video Capture Enabled 0 - Disabled 1 - Enabled	1
DC_Strap3	LCDDATA(14)	HDTV out detect 0 - Detected 1 - Not detected	1
DC_Strap4, DEMUX_SEL	LCDDATA(15,19)	Video capture enable 00 - DAC2 Off 01 - DAC2 On as CRT 10 - DAC2 On as TVOUT 11 - DAC2 On as TVOUT and CRT	10
PALNTSC	LCDDATA(18)	TV0 Standard Default (Resistor pull-up and switch short to GND) 0 - PAL (on board resistor pull-down and switch closed) 1 - NTSC (on board resistor pull-up)	1




PROJECT : ZC1
Quanta Computer Inc.




Size Document Number
M56P OPTION STRAPS Rev 1A

Date: Friday, October 07, 2005 Sheet 24 of 46


DVI-I CONNECTOR (DVI-D)



DVI PORT





TV Out (SVHS) MiniDIN 7-pin
 A1A: Change SVIDEO footprint to SV-030107FR007S108PU-R1S-7P
 C2A: Change CN20 SVIDEO p/n to DFMD07FR206







A1A: Change to SN74CBT3257PWR (Vin 5V)
 19 Y_DAC2 EV@0.4 TV_YIG
 19 C_DAC2 EV@0.4 TV_CR
 19 COMP_DAC2 EV@0.4 TV_COMP

A1A: Reserved +2.5V for low power panel




A1A: Change LVDS conn p/n to DFHS40FS736




www.vinafix.vn

PROJECT : ZC1
 Quanta Computer Inc.
 Size: Document Number: LVDS DVH-TV-OUT CONNECTOR Rev: 1A
 Date: Friday, October 07, 2005 Sheet: 25 of 46




B1B:Remove UMA CRT support



A1A:Change to SN74CBT3257PWR (Vin 5V)


SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1



B1B:Change CRT p/n to DFHS15FR057
Reverse type


A1A:delete CRT_SENSE#

A1A:Change to 75 ohm
PLACE RGB TERMINATION RESISTORS, FILTERING CLOSE TO CONNECTOR




A1A:Pull high to 3.3V


B1B:Change U30 pin1,8,9,12 to CRTVDD3



PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	CRT-PORT	1A
Date:	Friday, October 07, 2005	Sheet 26 of 46








LED0 Input
 0LED1 Output. Connects LED0 to 0LED1 when SEL = 0.
 0LED2 Output. Connects LED0 to 0LED2 when SEL = 1.

B1B:Change MAX4892 pin define

A1A:Change RJ45 CONN to C100A2-108A4L
 A1A:Change RJ45 TX,RX pin define



		P/N
1000	GST5009 LF	DBKN1NLAN03
10/100	TST1284A LF	DB0MWILAN09




A1A:Add diode for 10/100M & 1000M led control

PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	TRANSFORMER/RJ45	A
Date:	Friday, October 07, 2005	Sheet 28 of 46


Debug card interface




+3.3V:1000mA
3.3Vaux:330mA
+1.5V:500mA

A1A:Add LPC signal for BIOS debug


MiniCard/WLAN




BLUETOOTH MODULE CONNECTOR












A1A:In adapter mode, should be powered during S0-S5.
In battery only mode, should be powered during S0 and S3, and not powered during S5



MB USB PORT (RIGHT)






PROJECT : ZC1
Quanta Computer Inc.


Size	Document Number	Rev
	OZ711MP1-PCMCIA-6 IN 1	1A
Date:	Friday, October 07, 2005	Sheet 30 of 46

AltA:1394 function of OZ711MP1 do not used the EEPROM , and OZ711MP1 put the GUID in PCI register . So , 24le02BT can be remove










Group 1 and 2 not populated:
 Firmware in Internal ROM
 No unique serial number

Group 2 populated:
 Firmware in External FLASH
 Unique serial number and configuration in FLASH



Group 1 populated:
 Firmware in Internal ROM
 Unique serial number and configuration in EEPROM





PROJECT : ZC1
Quanta Computer Inc.












Size	Document Number	Rev
	EZ4 CONN	1A

Date: Friday, October 07, 2005 Sheet 32 of 46

+NEW_1.5V Max. 650mA, Average 500mA.
 +NEW_3V Max. 1300mA, Average 1000mA.

A1A:Change New card power sw to Oz27c10
 Reverse

A1A:Change New card power sw to Oz27c10




B1B:Change HOLE8, 27 Footprint


PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	NEW CARD & HOLE	C
Date:	Friday, October 07, 2005	Sheet 33 of 46

SATA TO PATA



1.8 V Supply current for PHY blocks 120 mA
 1.8 V Supply current for core logic 90 mA
 3.3 V Supply current (for I/O) 55 mA



Reference clock select


ATAIOEN	Note
0	Disable PATA output
1	enable PATA output

Operation Mode

MODE[2..0]	Device mode
0 0 0	Device mode 100MB/S
0 0 1	Device mode 133MB/S
0 1 0	Device mode 150MB/S
0 1 1	RESERVE
1 0 0	Host mode 100MB/S
1 0 1	Host mode 133MB/S
1 1 0	Host mode 150MB/S
1 1 1	RESERVED



Reference clock select


CLKSEL[1..0]	External clock
0 0	20 MHz
0 1	25 MHz





PROJECT : ZC1
Quanta Computer Inc.

Size	Document Number	Rev
	SATA/PATA	A
Date:	Monday, October 03, 2005	Sheet 34 of 46







Audio amplifier




LINE IN



SPEAKER CONNECTOR





MIC





PROJECT : ZC1
Quanta Computer Inc.

Size: Document Number: **AUDIO AMP(MAX9750) / JACK** Rev: 1A
Date: Friday, October 07, 2005 Sheet: 37 of 46



A1A: Change TPM CONN to 88018-204G (Pitch=0.8, H=2.65)
 B1B: Change TPM pin define to same as ZH2
 B1B: Change TPM connector p/n to






Adapter ID	
Watt	Voltage
65W	0.66 +/- 0.1V
90W	1.32 +/- 0.1V
135W	1.98 +/- 0.1V
150W	2.64 +/- 0.1V
Un-define	3.3 +/- 0.1V

BADDR1	Index	I/O Address	Data
0	0	2E	2F
0	1	4E	4F
1	0	(WCF0BAM, WCF0BAL, WCF0P0AM, WCF0P0AL)~1	
1	1	Reserved	

Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.



S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080








S3T39VF080-70-4C-EE-1M BIOS

ST Micro M29W008AB/RMD-29LV081B/S3T39VF080

PROJECT : ZC1
Quanta Computer Inc.


Size: Document Number
97551 & FLASH


Date: Friday, October 07, 2005 Sheet 39 of 46



PROJECT : ZC1
Quanta Computer Inc.



Size	Document Number	Rev
	SWITCH,LED,K/B,TP	1A
Date:	Friday, October 07, 2005	Sheet 40 of 46





8/2 UPDATE CONN PIN DEFINE

A1A:Del +5VSUS discharge



PROJECT : ZC1
Quanta Computer Inc.


Document Number	DISCHARGE/CONNECTOR	Rev	1A
Date	Monday, October 03, 2005	Sheet	42 of 46




Max Current 15A

Max Current 6A



Max Power Consumption 1.6W

Max Current 2A






A1A:Change footprint to 20277-05XX-5P-L






CURRNT LIMIT POINT = 4.72A

Charge Current max setting = 0.8C

1ST_BATT_CONN



2ND_BATT_CONN



SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1

PROJECT : ZC1
Quanta Computer Inc.

Size: Document Number: **BATTERY SELECT** Rev: A
 Date: Friday, October 07, 2005 Sheet: 46 of 46