

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

K22


REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
A	0000774858	PRODUCTION RELEASED		2009-08-21

LAST_MODIFIED=Thu Aug 20 17:40:45 2009


Page	(.csm)	Contents	Sync	Date
1	1	Table of Contents	MASTER	N/A
2	2	System Block Diagram	MASTER	N/A
3	3	Power Block Diagram	MASTER	N/A
4	4	BOM Configuration	MASTER	N/A
5	6	Power Conn / Alias	MASTER	N/A
6	7	HOLES & STANDOFFS	MASTER	N/A
7	8	UNUSED SIGNAL ALIAS	MASTER	N/A
8	9	SIGNAL ALIASES	MASTER	N/A
9	10	CPU FSB	MASTER	N/A
10	11	CPU TEST & MISC.	MASTER	N/A
11	12	CPU POWER, GND, DECAPS	MASTER	N/A
12	13	eXtended Debug Port (XDP)	MASTER	N/A
13	14	MCP CPU Interface	MASTER	N/A
14	15	MCP Memory Interface	MASTER	N/A
15	16	MCP MEMORY CNTRL & MISC	MASTER	N/A
16	17	MCP PCIe Interfaces	MASTER	N/A
17	18	MCP Ethernet & Graphics	MASTER	N/A
18	19	MCP PCI & LPC	MASTER	N/A
19	20	MCP SATA & USB	MASTER	N/A
20	21	MCP HDA & MISC	MASTER	N/A
21	22	MCP Power & Ground	MASTER	N/A
22	25	MCP Standard Decoupling	K51	12/08/2008
23	26	MCP Graphics Support	MASTER	N/A
24	28	SB Misc	MASTER	N/A
25	29	FSB/DDR3 Vref Margining	MASTER	MASTER
26	30	MEMORY CAPS	MASTER	N/A
27	31	DDR3 SO-DIMMs 0 & 2	MASTER	N/A
28	32	DDR3 SO-DIMM CONNECTOR B	MASTER	N/A
29	33	DDR3 SUPPORT AND BITSWAPS	K51	10/13/2008
30	34	PCI-E Wireless Connector	MASTER	N/A
31	37	Ethernet PHY (RTL8211CL)	K51	12/08/2008
32	38	Ethernet Support	MASTER	N/A
33	39	ETHERNET CONNECTOR	MASTER	N/A
34	41	FireWire LLC/PHY (XIO2213B)	MASTER	N/A
35	42	FW: 1394B MISC	MASTER	N/A
36	43	FIREWIRE CONNECTOR	MASTER	N/A
37	45	SATA Connectors	MASTER	N/A
38	46	EXTERNAL USB CONNECTORS	MASTER	N/A
39	47	Internal USB Connections	MASTER	MASTER
40	49	SMC	MASTER	N/A
41	50	SMC Support	MASTER	N/A
42	51	LPC+SPI Debug Connector	MASTER	N/A
43	52	SMBUS CONNECTIONS	MASTER	N/A
44	53	CPU/MXM CURRENT AND VOLTAGE SENSE	MASTER	N/A
45	54	MCP CURRENT AND VOLTAGE SENSE	K51	12/08/2008

Page	(.csm)	Contents	Sync	Date
46	55	Thermal Sensors	MASTER	N/A
47	56	HD AND OD FAN	MASTER	N/A
48	57	CPU FAN	MASTER	N/A
49	61	SPI ROM	K51	12/08/2008
50	62	AUDIO: CODEC/REGULATOR	SKIPAUDIO	06/01/2009
51	63	AUDIO: FILTER/BUFFER	SKIPAUDIO	06/01/2009
52	64	AUDIO: SPEAKER AMP	SKIPAUDIO	06/01/2009
53	65	AUDIO: SPEAKER AMP	SKIPAUDIO	06/01/2009
54	66	Audio: MLB to I/O Conn.	SKIPAUDIO	06/01/2009
55	67	AUDIO: Detects/Grounding	SKIPAUDIO	06/01/2009
56	68	AUDIO: Mikey	SKIPAUDIO	06/01/2009
57	69	POWER SEQUENCING BLOCK DIAGRAM	K51	12/08/2008
58	70	PGOOD and Power Sequencing	MASTER	N/A
59	71	VREG: PPVCORE S0 CPU	MASTER	N/A
60	72	VREG: PPVCORE S0 CPU	MASTER	N/A
61	73	5V S3 REGULATOR	MASTER	N/A
62	74	MCP CORE REGULATOR	MASTER	N/A
63	75	1.5V DDR SUPPLY	MASTER	N/A
64	76	FSB VTT/3.3V S5 SUPPLIES	MASTER	N/A
65	78	S3 & S0 FETS	MASTER	N/A
66	79	1V1 S5 POWER SUPPLY	K51	10/31/2008
67	80	1V8 POWER SUPPLY	MASTER	N/A
68	84	MXM PCIe, DP & Power	K51	10/31/2008
69	85	MXM I/O	K51	10/31/2008
70	86	MXM PCIE CAPS	MASTER	N/A
71	87	MXM ALIASES	MASTER	N/A
72	89	LCD MUX & CHOKES	MASTER	MASTER
73	90	INTERNAL DISPLAY	MASTER	MASTER
74	91	DP MUX SUPPORT	MASTER	N/A
75	93	DISPLAYPORT SUPPORT	MASTER	N/A
76	94	DisplayPort Connector	MASTER	N/A
77	100	CPU/FSB Constraints	MASTER	N/A
78	101	Memory Constraints	MASTER	N/A
79	102	MCP Constraints 1	MASTER	N/A
80	103	MCP Constraints 2	MASTER	N/A
81	104	Ethernet Constraints	MASTER	N/A
82	105	FireWire Constraints	MASTER	N/A
83	106	SMC Constraints	MASTER	N/A
84	107	GRAPHICS CONSTRAINTS	MASTER	N/A
85	108	K22/K23 SPECIFIC CONSTRAINTS	MASTER	N/A
86	109	K22/K23 RULE DEFINITIONS	MASTER	N/A
87	110	K22/K23 ICT/FCT	MASTER	N/A

DRAWING TITLE		SCH, K22, MLB	
Apple Inc.	DRAWING NUMBER	051-7845	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 110	
IV ALL RIGHTS RESERVED.			



SYNC MASTER=MASTER		SYNC DATE=N/A	
System Block Diagram			
Apple Inc.		DRAWING NUMBER 051-7845	SHEET D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 2 OF 110
		SHEET 2 OF 110	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



PAGE TITLE		SYNC DATE=N/A	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
3 OF 110		3 OF 110	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9768	PCBA,MLB,GOOD,K22	K22,2P80GHZ_CPU,BASIC,IG
639-0036	PCBA,2.8 GHZ CPU,MXM,K22	K22,2P80GHZ_CPU,BASIC,MXM,K22_MXM
639-0184	PCBA,2.93 GHZ CPU,IG,K22	K22,2P93GHZ_CPU,BASIC,IG
639-0186	PCBA,2.93 GHZ CPU,MXM,K22	K22,2P93GHZ_CPU,BASIC,MXM,K22_MXM
639-0037	PCBA,3.0 GHZ CPU,IG,K22	K22,3P0GHZ_CPU,BASIC,IG
630-9878	PCBA,MLB,CTO,K22	K22,3P0GHZ_CPU,BASIC,MXM,K22_MXM
639-0183	PCBA,3.06 GHZ CPU,IG,K22(Investigation)	K22,3P06GHZ_CPU,BASIC,IG
639-0324	PCBA,MLB,3.16GHZ,MXM,K22	K22,3P16GHZ_CPU,BASIC,MXM,K22_MXM
639-0206	PCBA,MLB,3.33GHZ,IG,K22	K22,3P33GHZ_CPU,BASIC,IG
639-0207	PCBA,MLB,3.33GHZ,MXM,K22	K22,3P33GHZ_CPU,BASIC,MXM,K22_MXM
639-0392	PCBA,2.8 GHZ-2M CPU,IG,K22	K22,2P80GHZ_2M_CPU,BASIC,IG
639-0393	PCBA,2.8 GHZ-2M CPU,MXM,K22	K22,2P80GHZ_2M_CPU,BASIC,MXM,K22_MXM
607-4426	PCBA,MLB,DEV,K22	DEVELOPMENT,DEV_GROUP

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0731	1	IC,GMCP,MCP7A-JA,B03,35X35MM,BGA1437,DT	U1400	CRITICAL	IG
338S0732	1	IC,MCP,MCP7A-DA,B03,35X35MM,BGA1437,DT	U1400	CRITICAL	MXM
341T0170	1	IC,EFI BOOTROM,K22/K23	U6100	CRITICAL	
338S0765	1	IC,XIO2211ZAY,1394B,167BGA	U4100	CRITICAL	
338S0694	1	IC,RTL8251CA,GIGE TRANSCEIVER, 48P TQFP	U3700	CRITICAL	
825-7122	1	MLB LABEL,48.0X4.8	X14	CRITICAL	

MCP -J SKU HAS INTEGRATED GPU
MCP -D SKU DOES NOT

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S3745	1	WLF,QXXX,QS,2.80G,65W,1066,R0,3M,LGA	CPU	CRITICAL	2P80GHZ_CPU
337S3742	1	WLF,SLB9J,PRO,2.83G,65W,1333,R0,6M,LGA	CPU	CRITICAL	2P83GHZ_CPU
337S3726	1	WLF,SLB9J,PRO,3.0G,65W,1333,R0,6M,LGA	CPU	CRITICAL	3P0GHZ_CPU
337S3715	1	WLF,SLB9K,PRO,3.16G,65W,1333,R0,6M,LGA	CPU	CRITICAL	3P16GHZ_CPU
337S3727	1	WLF,SLB9L,PRO,3.33G,65W,1333,R0,6M,LGA	CPU	CRITICAL	3P33GHZ_CPU
337S3807	1	WLF,SLB9L,PRO,2.93G,65W,1333,R0,6M,LGA	CPU	CRITICAL	2P93GHZ_CPU
337S3766	1	WLF,SLB9L,PRO,3.06G,65W,1333,R0,6M,LGA	CPU	CRITICAL	3P06GHZ_CPU
337S3804	1	WLF,SLG09,PRO,2.80G,65W,1066,R0,2M,LGA	CPU	CRITICAL	2P80GHZ_2M_CPU

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	COMMON,ALTERNATE,MCP7A,XDP,BETTER,MCP_ISL9563A,MLB_PNL_PWR,PRODUCTION
MCP7A	BOOT_MODE_USER,MEMRESET_HW,MEMRESET_MCP
DEV_GROUP	XDP_CONN,LPCPLUS,VREFMRGN,MCP_PWR_SENSE,MCP_CPU_TD1ODE,PECI_SMB,MOJOMUX

K22 PARTS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7845	1	SCH,K22,MLB	SCH1		K22
820-2494	1	PCBF,K22,MLB	MLB1		K22
341T0168	1	IC,SMC,K22	U4900	CRITICAL	K22

(338S0563 - BLNK)

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

ALTERNATES

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
127S0111	127S0060		C6211	AUDIO, NEED QUAL

SYNC MASTER=MASTER SYNC DATE=N/A

BOM Configuration


Apple Inc.


DRAWING NUMBER: 051-7845
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE: 4 OF 110
SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 5 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



SYNC MASTER=MASTER		SYNC DATE=N/A	
Power Conn / Alias			
Apple Inc.		DRAWING NUMBER	051-7845
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	A.0.0
		PAGE	6 OF 110
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
HOLES & STANDOFFS			
 Apple Inc.	DRAWING NUMBER	051-7845	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		7 OF 110	

NC ON UNUSED ALIASES

18	MCP_TV_DAC_RSET	==	NC_MCP_TV_DAC_RSET	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_TV_DAC_VREF	==	NC_MCP_TV_DAC_VREF	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALIN	==	NC_MCP_CLK27M_XTALIN	MAKE_BASE=TRUE	NO_TEST=TRUE
18	MCP_CLK27M_XTALOUT	==	NC_MCP_CLK27M_XTALOUT	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_R_C_PR	==	NC_CRT_IG_R_C_PR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_G_Y_Y	==	NC_CRT_IG_G_Y_Y	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_B_COMP_PB	==	NC_CRT_IG_B_COMP_PB	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_HSYNC	==	NC_CRT_IG_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	CRT_IG_VSYNC	==	NC_CRT_IG_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_HSYNC	==	NC_MCP_RGB_HSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_RGB_VSYNC	==	NC_MCP_RGB_VSYNC	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<31..15>	==	NC_PCI_AD<31..15>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_IRDY_L	==	NC_PCI_IRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<1..0>	==	NC_PCI_C_BE_L<1..0>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_SERR_L	==	NC_PCI_SERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_DEVSEL_L	==	NC_PCI_DEVSEL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PERR_L	==	NC_PCI_PERR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_LPC_DRQ0_L	==	NC_LPC_DRQ0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_BUF_SIO_CLK	==	NC_MCP_BUF_SIO_CLK	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_INTR_L	==	NC_ENET_INTR_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_ENET_PWRDWN_L	==	NC_ENET_PWRDWN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MCP_KBDRSTIN_L	==	NC_MCP_KBDRSTIN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_MCP_GPIO_18	==	NC_MCP_GPIO_18	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_MLB_RAM_SIZE	==	NC_MLB_RAM_SIZE	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_C_BE_L<3>	==	NC_PCI_C_BE_L<3>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK0	==	NC_PCI_CLK0	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_CLK1	==	NC_PCI_CLK1	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_FRAME_L	==	NC_PCI_FRAME_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT0_L	==	NC_MCP_PCI_GNT0_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_GNT1_L	==	NC_PCI_GNT1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTW_L	==	NC_PCI_INTW_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTX_L	==	NC_PCI_INTX_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTY_L	==	NC_PCI_INTY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_INTZ_L	==	NC_PCI_INTZ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_PAR	==	NC_PCI_PAR	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_RESET1_L	==	NC_PCI_RESET1_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_STOP_L	==	NC_PCI_STOP_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_TRDY_L	==	NC_PCI_TRDY_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4N	==	NC_PCIE_CLK100M_PE4N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE4P	==	NC_PCIE_CLK100M_PE4P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5N	==	NC_PCIE_CLK100M_PE5N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE5P	==	NC_PCIE_CLK100M_PE5P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6P	==	NC_PCIE_CLK100M_PE6P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_CLK100M_PE6N	==	NC_PCIE_CLK100M_PE6N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_PRSNL_L	==	NC_PCIE_EXCARD_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_CLKREQ_L	==	NC_PE4_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PE4_PRSNL_L	==	NC_PE4_PRSNL_L	MAKE_BASE=TRUE	NO_TEST=TRUE
21	TP_SB_A20GATE	==	NC_SB_A20GATE	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10N	==	NC_USB_10N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	TP_USB_10P	==	NC_USB_10P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_N	==	NC_USB_MINI_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_MINI_P	==	NC_USB_MINI_P	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_N	==	NC_USB_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_EXCARD_P	==	NC_USB_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
21	ODD_PWR_EN_L	==	NC_ODD_PWR_EN_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_P	==	NC_PCIE_CLK100M_EXCARD_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_CLK100M_EXCARD_N	==	NC_PCIE_CLK100M_EXCARD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	EXCARD_CLKREQ_L	==	NC_EXCARD_CLKREQ_L	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<12..10>	==	NC_PCI_AD<12..10>	MAKE_BASE=TRUE	NO_TEST=TRUE
18	TP_PCI_AD<8>	==	NC_PCI_AD<8>	MAKE_BASE=TRUE	NO_TEST=TRUE

17	TP_PCIE_PE4_R2D_CP	==	NC_PCIE_PE4_R2D_CP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_R2D_CN	==	NC_PCIE_PE4_R2D_CN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RP	==	NC_PCIE_PE4_D2RP	MAKE_BASE=TRUE	NO_TEST=TRUE
17	TP_PCIE_PE4_D2RN	==	NC_PCIE_PE4_D2RN	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_P	==	NC_PCIE_EXCARD_D2R_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_D2R_N	==	NC_PCIE_EXCARD_D2R_N	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_P	==	NC_PCIE_EXCARD_R2D_C_P	MAKE_BASE=TRUE	NO_TEST=TRUE
17	PCIE_EXCARD_R2D_C_N	==	NC_PCIE_EXCARD_R2D_C_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_N	==	NC_USB_TPAD_N	MAKE_BASE=TRUE	NO_TEST=TRUE
20	USB_TPAD_P	==	NC_USB_TPAD_P	MAKE_BASE=TRUE	NO_TEST=TRUE

MCP HAS INTERNAL 15K PULL-DOWNS

UNUSED MEMORY SIGNALS

15	TP_MEM_A_CLK2P	==	NC_MEM_A_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_A_CLK2N	==	NC_MEM_A_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
14	TP_MEM_A_CLK5P	==	NC_MEM_A_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
14	TP_MEM_A_CLK5N	==	NC_MEM_A_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2P	==	NC_MEM_B_CLK2P	MAKE_BASE=TRUE	NO_TEST=TRUE
15	TP_MEM_B_CLK2N	==	NC_MEM_B_CLK2N	MAKE_BASE=TRUE	NO_TEST=TRUE
14	TP_MEM_B_CLK5P	==	NC_MEM_B_CLK5P	MAKE_BASE=TRUE	NO_TEST=TRUE
14	TP_MEM_B_CLK5N	==	NC_MEM_B_CLK5N	MAKE_BASE=TRUE	NO_TEST=TRUE

UNUSED GMUX JTAG FROM MCP

17	GMUX_JTAG_TCK_L	==	NC_GMUX_JTAG_TCK_L	MAKE_BASE=TRUE	NO_TEST=TRUE
17	GMUX_JTAG_TDO	==	NC_GMUX_JTAG_TDO	MAKE_BASE=TRUE	NO_TEST=TRUE
19	GMUX_JTAG_TDI	==	NC_GMUX_JTAG_TDI	MAKE_BASE=TRUE	NO_TEST=TRUE
19	GMUX_JTAG_TMS	==	NC_GMUX_JTAG_TMS	MAKE_BASE=TRUE	NO_TEST=TRUE

SYNC MASTER=MASTER SYNC DATE=N/A

UNUSED SIGNAL ALIAS

Apple Inc.

051-7845 D

REVISION A.0.0


BRANCH

PAGE 8 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SHEET

SIGNAL ALIAS




44 USB_EXTD_OC_L
 MAKE_BASE=TRUE


44 USB_EXTD_OC_L

K22/K23 Use one GPIO for both ports 2&3 OC
 USB PORT 2 AND 3 (C AND D) SHARE OVER-CURRENT WITH PORT 2
 PREVIOUSLY, PORT 3 HAD ITS OWN BUT EFI MAPS THAT TO EXPRESSCARD
 SEE RDAR://6250424


PEG Slot Support




DisplayPort / TMDS Support



MCP79 PCIe PRSNT# Straps




Audio Mux aliasing





Platform Reset Connections



LPC Reset (Unbuffered)





PCIE Reset (Unbuffered)



NO STUFF
 C973
 0.47UF
 10%
 103V
 CERM-XSR
 402



MCP_CPUVDD_EN WILL ASSERT AFTER MCP_PS_PWRGD IS UP



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
SIGNAL ALIASES			
Apple Inc.		DRAWING NUMBER	SIZE
051-7845		D	
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
9 OF 110		CURRENT DESIGN SHEET	

D

C

B




A

D

C


B

A










SYNC MASTER=MASTER		SYNC DATE=N/A	
CPU FSB			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-7845	D
Apple Inc.		REVISION	
Apple Inc.		A.0.0	
Apple Inc.		BRANCH	
Apple Inc.		PAGE	
Apple Inc.		10 OF 110	
Apple Inc.		SHEET	
Apple Inc.		IV ALL RIGHTS RESERVED	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




SYNC MASTER=MASTER	SYNC DATE=N/A
CPU TEST & MISC.	
Apple Inc.	DRAWING NUMBER: 051-7845 D
	REVISION: A.0.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 11 OF 110	SHEET: 11 OF 110




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE CPU POWER, GND, DECAPS			
Apple Inc.		DRAWING NUMBER 051-7845	REV D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	SHEET 12 OF 110

MCP79-specific pinout




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE eXtended Debug Port (XDP)			
DRAWING NUMBER 051-7845		REV D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 13 OF 110		SHEET	



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=MASTER		SYNC DATE=N/A	
MCP CPU Interface			
Apple Inc.		DRAWING NUMBER	SIZE
150		051-7845	D
1/16W HP-LF 402 2		REVISION	
11 13 100		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
PAGE		SHEET	
14 OF 110		11 OF 110	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



SYNC MASTER=MASTER SYNC DATE=N/A

MCP Memory Interface

Apple Inc.


051-7845 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE 15 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

SYNC MASTER=MASTER		SYNC DATE=N/A	
MCP MEMORY CNTRL & MISC			
Apple Inc.		DRAWING NUMBER	051-7845
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
PAGE		16 OF 110	
SHEET		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		SHEET > OF <TOTAL DESIGN SHEETS>	



SYNC MASTER=MASTER		SYNC DATE=N/A	
MCP PCIe Interfaces			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
		PAGE	SHEET
		17 OF 110	
		CURRENT DESIGN SHEET	
		OF TOTAL DESIGN SHEETS	

D

D

C


C

B

B

A

A



Network Interface Select

Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a 55 pull-up.

RGB DAC Disable:

Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:

Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (-10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

Interface Mode

MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

SYNC MASTER=MASTER SYNC DATE=N/A

MCP Ethernet & Graphics

Apple Inc.

051-7845 D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


18 OF 110

SHEET

DESIGN SHEET OF TOTAL DESIGN SHEETS



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
MCP PCI & LPC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
I I ALL RIGHTS RESERVED			
PAGE		SHEET	
19 OF 110		1111	



SYNC MASTER=MASTER		SYNC DATE=N/A	
MCP SATA & USB			
Apple Inc.		DRAWING NUMBER	DATE
051-7845		REVISION	
A.0.0		BIBANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
20 OF 110		20 OF 110	

D

D

C


C

B

B

A

A



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FW, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.

BUF_SIO_CLK Frequency

Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0



SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



SYNC MASTER=MASTER SYNC DATE=N/A

MCP HDA & MISC

Apple Inc.


051-7845 D

REVISION: A.0.0


21 OF 110

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS




Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).


SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
MCP Power & Ground			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
22 OF 110		22 OF 110	


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 23 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 24 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11680004	2	RES,0.5%,0402	C2574,C2518	IG

SYNC MASTER=K51 SYNC DATE=12/08/2008

MCP Standard Decoupling

Apple Inc.

051-7845 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

25 OF 110

DRAWING NUMBER: 051-7845 D

PAGE: 25 OF 110

SHEET: 25 OF 110

OF <TOTAL DESIGN SHEETS>

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5

4


3

2


1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.





IG NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
Apple: 1x 2.2uF 0402 (2.2 uF)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	1	RES,0,5%,402	C2610		MXM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	1	RES,0,5%,402	C2616		MXM



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11680004	1	RES,0,5%,402	C2641		MXM

SYNC MASTER=MASTER SYNC DATE=N/A

MCP Graphics Support

Apple Inc. DRAWING NUMBER: 051-7845 D
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 26 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5


4

3


2

1


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 27 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			


RTC Power Sources




RTC Crystal




MCP 25MHz Crystal



Reset Button



PEG POWER ALIAS/OPTION TO GND UNUSED POWER PIN




SATA ALIAS/GROUNDING UNUSED DVDD1 AND AVDD1

AVDD IS FILTERED ON P25

PP1V05_S0_MCP_SATA_AVDD MAKE_BASE=TRUE

PP1V05_S0_MCP_SATA_DVDD MAKE_BASE=TRUE

DVDD DOES NOT NEED FILTER



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
SB Misc			
		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
PAGE		SHEET	
28 OF 110			
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			

Page Notes


Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN
 PRODUCTION

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2903	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2905	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2909	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	PRODUCTION
114S0149	1	RES,MTL FILM,200,1%,0402,SM,LF	R2911	CRITICAL	VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	PRODUCTION

SYNC MASTER=MASTER SYNC DATE=MASTER


FSB/DDR3 Vref Margining

Apple Inc.
 051-7845 D
 A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

29 OF 110

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



DIMM A (FURTHER FROM MCP)

CAPS TO COUPLE MCP 1V5_S0_MEM

DIMM B (CLOSER TO MCP)


EXTRA DECOUPLING CAPS FOR MCP MEM RAIL

CAPS TO COUPLE PP5V_S3 UNDER DIMM CONNECTORS

DECOUPLING CAPS FOR DIMM ON CHANNEL A - AT CONNECTOR

DECOUPLING CAPS FOR DIMM ON CHANNEL B - AT CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=N/A	
MEMORY CAPS			
		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		30 OF 110	
		SHEET	
		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



Page Notes

Power aliases required by this page:
 - PP1V5_S0_MEM_A
 - PP1V5_S3_MEM_A
 - PP0V75_S0_MEM_VTT_A
 - PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:
 - I2C_SODIMMA_SCL - ALL DQ, DQS, DM SIGNALS TO FACILITATE BITSTREAMS WITH ALIASES
 - I2C_SODIMMA_SDA

None options provided by this page:
 (NONE)

SYNC MASTER=MASTER SYNC DATE=N/A

DDR3 SO-DIMMs 0 & 2

Apple Inc.

051-7845 D


REVISION: A.0.0

BRANCH:

31 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4. ALL RIGHTS RESERVED

CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



Page Notes

- Power aliases required by this page:
 - PP1V5_S3_MEM_B
 - PP1V5_S3_MEM_B
 - PP0V75_S0_MEM_VTT_B
 - PPSPD_S0_MEM_B (2.5 - 3.3V)
- Signal aliases required by this page:
 - I2C_SODIMM_SCL - ALL DQ, DQS, DM SIGNALS/ TO FACILITATE BITSTREAMS WITH ALIASES
 - I2C_SODIMM_SDA
- ROM options provided by this page:
 - (NONE)

SYNC MASTER=MASTER SYNC DATE=N/A

DDR3 SO-DIMM CONNECTOR B

Apple Inc.

051-7845 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 1. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 2. NOT TO REPRODUCE OR COPY IT
 3. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 4. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


32 OF 110

SYNCHRONIZATION SHEET

MCP CHANNEL A DQS 0 -> DIMM A DQS 0		MCP CHANNEL B DQS 0 -> DIMM B DQS 0	
MEM_A_DQS_N<0>	==MEM_A_DQS_N<0>	MEM_B_DQS_N<0>	==MEM_B_DQS_N<0>
MEM_A_DQS_P<0>	==MEM_A_DQS_P<0>	MEM_B_DQS_P<0>	==MEM_B_DQS_P<0>
MEM_A_DM<0>	==MEM_A_DM<0>	MEM_B_DM<0>	==MEM_B_DM<0>
MEM_A_DQ<7>	==MEM_A_DQ<7>	MEM_B_DQ<7>	==MEM_B_DQ<7>
MEM_A_DQ<6>	==MEM_A_DQ<6>	MEM_B_DQ<6>	==MEM_B_DQ<6>
MEM_A_DQ<5>	==MEM_A_DQ<5>	MEM_B_DQ<5>	==MEM_B_DQ<5>
MEM_A_DQ<4>	==MEM_A_DQ<4>	MEM_B_DQ<4>	==MEM_B_DQ<4>
MEM_A_DQ<3>	==MEM_A_DQ<3>	MEM_B_DQ<3>	==MEM_B_DQ<3>
MEM_A_DQ<2>	==MEM_A_DQ<2>	MEM_B_DQ<2>	==MEM_B_DQ<2>
MEM_A_DQ<1>	==MEM_A_DQ<1>	MEM_B_DQ<1>	==MEM_B_DQ<1>
MEM_A_DQ<0>	==MEM_A_DQ<0>	MEM_B_DQ<0>	==MEM_B_DQ<0>

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



MCP MEMORY CLOCK ALIASES

MEM_A_CLK_P<0>	==MEM_A_CLK_P<0>
MEM_A_CLK_N<0>	==MEM_A_CLK_N<0>
MEM_A_CLK_P<1>	==MEM_A_CLK_P<1>
MEM_A_CLK_N<1>	==MEM_A_CLK_N<1>
MEM_A_CLK_P<2>	==MEM_A_CLK_P<2>
MEM_A_CLK_N<2>	==MEM_A_CLK_N<2>
MEM_A_CLK_P<3>	==MEM_A_CLK_P<3>
MEM_A_CLK_N<3>	==MEM_A_CLK_N<3>
MEM_A_CLK_P<4>	==MEM_A_CLK_P<4>
MEM_A_CLK_N<4>	==MEM_A_CLK_N<4>

MCP MEMORY TEST POINT ALIASES

TP_MEM_A_A<15>	==MEM_A_A<15>
TP_MEM_B_A<15>	==MEM_B_A<15>

SYNC MASTER=K51 SYNC DATE=10/13/2008

DDR3 SUPPORT AND BITSWAPS

Apple Inc.


051-7845 D

REVISION: A.0.0

33 OF 110


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS




PAGE TITLE		SYNC DATE=N/A	
PCI-E Wireless Connector			
DRAWING NUMBER		PAGE	
051-7845		D	
REVISION		PAGE	
A.0.0		34 OF 110	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 35 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 36 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

D

C

B

A



PP3V3_ENET_PHY
(43mA typ - 1000base-T)
(19mA typ - Energy Detect)
WF: Marvell numbers, update for Realtek

PP1V05_ENET_PHY
(221mA typ - 1000base-T)
(7mA typ - Energy Detect)
WF: Marvell numbers, update for Realtek

Alias to =PP3V3_ENET_PHY for internal switcher.
Alias to GND for external 1.05V supply.

PP3V3_ENET_PHY_VDDREG
If internal switcher is used, must place 1x 22uF & 1x 0.1uF caps within 5mm of U3700 pins 44 & 45.
NOTE: VDDREG rise time must be >1ms to avoid damage to switcher.


RTL8211_REGOUT
If internal switcher is used, must place inductor within 5mm of U3700, and 1x 22uF & 1x 0.1uF caps within 5mm of inductor.
If internal switcher is not used, VDDREG and REGOUT can float.

WF: Verify that ENET_RESET_L does not assert when WOL is active.
If true, RC and 0-ohm resistor should be removed.
If false, ENET_RESET_L should be removed.



Reserved for EMI per RealTek request.

Configuration Settings:
PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

SYNC MASTER=K51		SYNC DATE=12/08/2008	
Ethernet PHY (RTL8211CL)			
Apple Inc.		DRAWING NUMBER	051-7845
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	37 OF 110
		SHEET	




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE Ethernet Support			
DRAWING NUMBER 051-7845		PAGE 1110	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE 38 OF 110		SHEET	



PLACE ONE CAP PER TCT PIN

NOTE: Check with PHY and Magnetics MFR to determine what to do with center taps.

NOTE: BOB SMITH TERMINATION FOR EMC.



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
ETHERNET CONNECTOR			
Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	PAGE 39 OF 110
		SHEET	SHEETS
		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	


8 7 6 5 4 3 2 1


D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 40 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			



Power Aliases:
 FW_FWPHY nets are PHY power, and for multi-port systems must come from bus power.
 FWRS0_FWIO nets are OHCI/PCIE power, and can be S0.
 For single-port systems, all FW power should be tied together and powered by S0 or by the 5K pull-down device detect circuit.

PCIE FW R2D C P C4140
 PCIE FW R2D C N C4141
 PCIE FW D2R P C4145
 PCIE FW D2R N C4146


Placement notes:
 PLACEMENT_NOTE=Place C4140 close to U1400
 PLACEMENT_NOTE=Place C4141 next to C4140
 PLACEMENT_NOTE=Place C4145 close to U1400
 PLACEMENT_NOTE=Place C4146 next to C4145

Single-port:
 PC[0:2] = '000'
 Multiple-ports:
 PC[0:2] = '100'
 Alias =FWPHY_PC0 as appropriate


DS2 hard-strapped to 1, page assumes no more than 2 FW800 connectors
 Strap DSX high on unused ports.

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
FireWire LLC/PHY (XIO2213B)		DRAWING NUMBER	
Apple Inc.		051-7845 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		41 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			


1394 PHY 1.95V SUPPLY




FireWire Aliases For Connectivity




1394 PHY STRAPPING OPTIONS




Termination
Place close to FireWire PHY



2ND & 3RD TPA/TPB PAIR UNUSED




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
FW: 1394B MISC			
DRAWING NUMBER		REV D	
051-7845		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		PAGE	
42 OF 110		42 OF 110	
SHEET			
SHEET			
SHEET			




SYNC MASTER=MASTER		SYNC DATE=N/A	
FIREWIRE CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
43 OF 110		43 OF 110	


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=10/13/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	


SATA PORT A0 FOR HDD




SATA PORT A1 FOR SLIMLINE ODD



SATA Activity LED




SYNC MASTER=MASTER		SYNC DATE=N/A	
SATA Connectors			
Apple Inc.		DRAWING NUMBER	DATE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		45 OF 110	



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
128S0238	1	330UF, TANT-POLY BULK CAP	C4602	CRITICAL	K23
128S0225	1	150UF, TANT-POLY BULK CAP	C4606	CRITICAL	K22


SYNC MASTER=MASTER		SYNC DATE=N/A	
EXTERNAL USB CONNECTORS			
Apple Inc.		DRAWING NUMBER	051-7845 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE	46 OF 110	SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

CAMERA CONNECTOR & FILTER




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


K37L (BLUETOOTH) CONNECTOR



IR RECEIVER CONNECTOR




SD Card Reader Board Connector



SYNC MASTER=MASTER		SYNC DATE=MASTER	
Internal USB Connections			
Apple Inc.		DRAWING NUMBER	051-7845 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE 47 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=10/13/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 48 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

NOTE: Unused pins have "SMC_Fxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

D

D

C




C

B

B

A

A



NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=MASTER SYNC DATE=N/A

SMC

Apple Inc.

DRAWING NUMBER 051-7845 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

49 OF 110

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

D

C

B

A


D

C


B

A


SMC Reset Button / Brownout Detect




POWER BUTTON



SMC Crystal Circuit



SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Intersil ISL69002-33

UNUSED TP/NC ALIASES - PORT D - INTERNAL PULLUPS

- 49 SMS_Z_AXIS == NC SMS_Z_AXIS
- 49 ALS_LEFT == NC ALS_LEFT
- 49 ALS_RIGHT == NC ALS_RIGHT
- 49 SMC_ANALOG_ID == NC SMC_ANALOG_ID

UNUSED TP/NC ALIASES

- 49 SMC_SYS_LED == TP SMC_SYS_LED
- 49 ALS_GAIN == NC ALS_GAIN
- 49 SMC_PM_G2_EN == TP SMC_PM_G2_EN
- 49 SMC_SYS_KBDLED == TP SMC_SYS_KBDLED
- 49 SMC_EXCARD_PWR_EN == TP SMC_EXCARD_PWR_EN
- 49 SMS_ONOFF_L == TP SMS_ONOFF_L
- 49 SMC_RSTGATE_L == TP SMC_RSTGATE_L
- 49 SMC_P24 == TP SMC_P24
- 49 SMC_P26 == TP SMC_P26
- 49 SMC_P41 == TP SMC_P41
- 49 ESTARLDO_EN == TP ESTARLDO_EN


ANALOG SENSORS

- 49 SMC_DCIN_ISENSE == SMC_CPU_INPUT_ISENSE
- 49 SMC_PBUS_VSENSE == SMC_CPU_INPUT_VSENSE
- 49 SMS_X_AXIS == SMC_IVS_S0_VSENSE
- 49 SMS_Y_AXIS == SMC_MCP_CORE_VSENSE
- 49 SMC_NB_DDR_ISENSE == SMC_IVS_S0_ISENSE
- 49 SMC_NB_CORE_ISENSE == SMC_MCP_CORE_ISENSE
- 49 SMC_BATT_ISENSE == SMC_UNUSED_ADC_PORT7
- 49 SMC_NB_MISC_ISENSE == SMC_UNUSED_ADC_PORT7


MISC. SIGNAL ALIASES

- 49 SMC_GFX_OVERTEMP_L == MXM_ALERT_L
- 49 SMC_GFX_THROTTLE_L == MXM_PWR_LEVEL
- 49 SMC_IG_THROTTLE_L == SMC_IG_THROTTLE_L
- 49 SMC_MCP_SAFE_MODE == MCP_SPKR


PP3V3_S5_SMC




PP3V3_S0_SMC



SMC PROCHOT 3.3V LEVEL SHIFTING



SMC & MXM THERMTRIP LEVEL SHIFTING



SYNC MASTER=MASTER SYNC DATE=N/A

PAGE TITLE: SMC Support

Apple Inc.

DRAWING NUMBER: 051-7845


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


50 OF 110

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


LPC+SPI Connector



Alternate SPI ROM Support




SPI Bus Series Resistance Option




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE LPC+SPI Debug Connector			
DRAWING NUMBER 051-7845		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
DRAWING NUMBER 051-7845		PAGE 51 OF 110	


MCP79 SMBUS "0" CONNECTIONS




SMC "0" SMBus Connections




SMC "A" SMBus Connections




UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




MCP79 SMBUS "1" CONNECTIONS



SMC "B" SMBus Connections



SMC "MANAGEMENT" SMBUS CONNECTIONS



SYNC MASTER=MASTER SYNC DATE=N/A


SMBUS CONNECTIONS

Apple Inc.


DRAWING NUMBER	051-7845
REVISION	A.0.0
PAGE	52 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>




CPU Voltage Sense / Filter




Place RC close to SMC

CPU CURRENT SENSE AMP & FILTER



PCB: PLACE R5364, C5362 WITHIN 1" OF SMC (U4900)


MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CRITICAL

SCALE	COUNT
2 A/V	.0064453 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

MXM PWRSRC VOLTAGE SENSE (SCALING 12V INPUT VOLTAGE TO SMC)



K50 SET FOR APPROX 2V AT 4A ON PWRSRC


SCALE	COUNT
2 A/V	.0064453 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

K51 SET FOR APPROX 1.9EV AT 5.5A ON PWRSRC

SCALE	COUNT
2.778 A/V	.0087518 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10780063	1	25 MILLIOHM	R5380	CRITICAL	K22_MXM
10780111	1	18 MILLIOHM	R5380	CRITICAL	K23_MXM
13280242	1	CAP, 0.082UF, 402	C5381		MXM
11680090	1	RES, 10KOHM, 5%, 402	C5381		IG


CPU CORE INPUT SIDE CURRENT & VOLTAGE SENSE



PLACE RC CLOSE TO SMC

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
13280080	1	CAP, 0.22UF, 0402	C5321		DEVELOPMENT
11680004	1	RES, 0-Ohm, 0402	C5321		PRODUCTION

SYNC MASTER=MASTER	SYNC DATE=N/A
PAGE TITLE CPU/MXM CURRENT AND VOLTAGE SENSE	
Apple Inc.	DRAWING NUMBER 051-7845 D
	REVISION A.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
	PAGE 53 OF 110




1.5V S0 CURRENT SENSE


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10480018	1	RES,2 MILLIOHM,1206	R5400	CRITICAL	MCP_PWR_SENSE
10180414	1	RES,0 OHM,1206,20MILLIOHM MAX	R5400	CRITICAL	PRODUCTION

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
13280080	1	CAP, 0.22UF, 0402	C5401		MCP_PWR_SENSE
11680004	1	RES, 0 OHM, 0402	C5401		PRODUCTION

1.5V S0 VOLTAGE SENSE




MCP CORE CURRENT SENSE



SCALE IS 0.116 V/A

MCP CORE VOLTAGE SENSE



SYNC MASTER=K51 SYNC DATE=12/08/2008

PAGE TITLE: MCP CURRENT AND VOLTAGE SENSE

Apple Inc. DRAWING NUMBER: 051-7845 D


REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PAGE: 54 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


REMOTE THERMAL SENSORS HEATSINKS, AMBIENT, PANEL AND ODD




MCP & CPU T-Diode Thermal Sensor




CPU PECCI DTS OPTIONS



REMOTE THERMAL SENSORS (HEATSINKS AND ODD)



HDD OUT OF BAND TEMPERATURE SENSING LEVEL SHIFTING




Drive active = valid signal protocol
 Drive asleep = H0 drives H0 OOB TEMP low
 Drive disconnected = pulled high

Cannot pull low because some drives use this bit to determine 1.5 Gbps vs. 3.0 Gbps SATA


Must pull high to 2.5V for compatibility with all drives

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	051-7845 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	55 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	




NOTE: ADDED TO PROTECT SMC

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
HD AND OD FAN			
 Apple Inc.	DRAWING NUMBER	051-7845	SIZE D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I I NOT TO REPRODUCE OR COPY IT			
I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I V ALL RIGHTS RESERVED			
PAGE		56 OF 110	
SHEET		OF <TOTAL DESIGN SHEETS>	




SYNC MASTER=MASTER		SYNC DATE=N/A	
CPU FAN			
 Apple Inc.	DRAWING NUMBER	051-7845	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		57 OF 110	


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		58 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SHEET D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 59 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	60 OF 110
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		SHEET	



MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: MCP79 only issues 'READ' (0x03) commands not 'READ_FAST' (0x0B). Limits SPI bus frequency and part selection.
SST25VF016B max speed for READ command is 25MHz.

SYNC MASTER=K51 SYNC DATE=12/08/2008

SPI ROM

Apple Inc.


051-7845 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

61 OF 110 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



K22 = NC
K23 LOW = S/PDIF IN, HIGH = DP SPDIF


DIFF FSINPUT = 2.45VRMS
SE FSINPUT = 1.22VRMS
DAC1 FSOUTPUT = 1.34VRMS
DAC2/3 FSOUTPUTDIFF = 2.67VRMS
DAC2/3 FSOUTPUTSE = 1.34VRMS

APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC


SYNC MASTER=SKIPAUDIO SYNC DATE=06/01/2009
PAGE TITLE: AUDIO: CODEC/REGULATOR


Apple Inc.	DRAWING NUMBER	051-7845	D
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		62 OF 110	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II. NOT TO REPRODUCE OR COPY IT		CURRENT DESIGN SHEET	
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		OF <TOTAL DESIGN SHEETS>	
IV. ALL RIGHTS RESERVED			

1ST ORDER DAC FILTER PLACEHOLDER



CODEC Nom SE RIN = 20K OHMS
 FC = 5 HZ Max
 VIN = 2VRMS, CODEC VIN = 1.14 VRMS
 NET RIN = 18K OHMS




SYNC MASTER=SKIPAUDIO		SYNC DATE=06/01/2009	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		63 OF 110	
CURRENT DESIGN SHEET			

TWEETER SPEAKER AMPLIFIER

MAX9736B APN:353S2042

GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
 CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
 AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N
 FC = 19.5 HZ

MIN LINE WIDTH=0.6MM
 MIN_NECK_WIDTH=0.2MM
 VOLTAGE=1.2V



SYNC MASTER=SKIPAUDIO SYNC DATE=06/01/2009

AUDIO: SPEAKER AMP

Apple Inc. DRAWING NUMBER: 051-7845 REV: D
 REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 64 OF 110
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

WOOFER SPEAKER AMPLIFIER

MAX9736B APN:353S2042


GAIN = -4.8(20K/17.4K) TURN ON TIME: 110MS
 CODEC OUT = 1.335VRMS TURN ON DELAY: 150MS
 AMP VOUT = 7.355VRMS RIN = 17.4 OHMS
 POUT = 6.76 W INTO 8 OHMS @ 1% THD+N FC = 19.5 HZ




SYNC MASTER=SKIPAUDIO		SYNC DATE=06/01/2009	
AUDIO: SPEAKER AMP			
Apple Inc.		DRAWING NUMBER 051-7845	REVISION D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 65 OF 110	SHEET 65 OF 110

INTERNAL MIC CON
APPLE P/N 518S0677


SPEAKER CABLE CONNECTORS
APPLE P/N 518S0748
APPLE P/N 518S0656



WOOFER (PRIMARY)
TWEETER (SECONDARY)





WOOFER (PRIMARY)
TWEETER (SECONDARY)



REMOTE I/O CONNECTOR
APPLE P/N 518S0723

CRITICAL
J6600
20143-020E-20F
F-RT-SH



SYNC MASTER=SKIPAUDIO SYNC DATE=06/01/2009

Audio: MLB to I/O Conn.

Apple Inc.


DRAWING NUMBER: 051-7845 D

REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 66 OF 110
SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>


MICROPHONE IMPEDANCE MATCHING CIRCUIT



IPHS HS DETECT DEBOUNCE CKT



PLACE ACROSS GROUND SPLIT





DIGITAL OUT

HEADPHONE OUT

LI INSERT DETECT

AUDIO GROUND RETURNS




SYNC MASTER=SKIPAUDIO		SYNC DATE=06/01/2009	
AUDIO: Detects/Grounding			
Apple Inc.		051-7845	D
REVISION		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		67 OF 110	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		OF	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		DESIGN SHEETS	
IV ALL RIGHTS RESERVED		OF	


FUNCTION	PIN	CONVERTER	VOLUME	ENABLE/ CNTRL TYPE	DETECT/ INTERRUPT
PRIMARY	0X0B	0X04	0X04	GPIO 3	N/A
SECONDARY	0X0A	0X03	0X03	GPIO 3	N/A
HEADPHONES	0X09	0X02	0X02	N/A	0X09 (A)
LINE INPUT	0X0C	0X05	0X05	N/A	LINE IN
BUILT-IN MICROPHONE	0X0D(13,B,RIGHT)	0X06	0X06	MICBIAS 80%	N/A
HEADSET MICROPHONE	0X0D (13,V22,B,LEFT)	0X06	0X06	MIKEY	MIKEY
SPDIF OUT	0X10	0X08	N/A	N/A	0X0C (B)
SPDIF IN	0X0F	0X07	N/A	N/A	N/A
MIKEY	N/A	N/A	N/A	MCP GPIO_38	MCP GPIO_5

MIKEY RECEIVER CKT






WRITE: 0X72 READ: 0X73 APN 353S2256




FLP = 8.82 KHZ
FHP = 80 HZ



SYNC MASTER=SKIPAUDIO		SYNC DATE=06/01/2009	
AUDIO: Mikey			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	PAGE
		A.0.0	68 OF 110
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0



SYNC MASTER=K51 SYNC DATE=12/08/2008

POWER SEQUENCING BLOCK DIAGRAM

Apple Inc. 051-7845 D



REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

69 OF 110 SHEET



69 OF 110 SHEET

Power Control Signals
3.3V,5V S3 enable



State	SMC_PM_G2_ENABLE (PORTABLES)	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

MXM POWER SEQUENCE



SYNC MASTER=MASTER SYNC DATE=N/A

PGOOD and Power Sequencing


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II. NOT TO REPRODUCE OR COPY IT
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

DRAWING NUMBER: 051-7845 D
REVISION: A.0.0
PAGE: 70 OF 110
SHEET: 70 OF 110


DATE: 1/15/03

BY: [Signature]





SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
VREG: PPVCORE S0 CPU			
Apple Inc.		DRAWING NUMBER	051-7845 D
		REVISION	A.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	71 OF 110
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	



PHASE 1

PHASE 2

PHASE 3

OUTPUT CAPS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35351733	2	IC, ISL6612, SYNC, FETDRV, DFN10, 1.5V	U721, U7241	CRITICAL	

SYNC MASTER=MASTER SYNC DATE=N/A

VREG: PPVCORE S0 CPU

Apple Inc.

DRAWING NUMBER: 051-7845 D

REVISION: A.0.0

BRANCH:


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV. ALL RIGHTS RESERVED

72 OF 110


SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

5V S3 REGULATOR




STATE	PM_SLP3_BUF1_L	5VREG_PS_L	LTCMODE	Mode
S0	1	0	1	CONT MODE
S3	0	1	0	BURST MODE



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
5V S3 REGULATOR			
Apple Inc.		DRAWING NUMBER	DATE
Apple logo		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
SHEET		PAGE	
73 OF 110			

MCP CORE



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
35382497	1	INTERSIL ISL9563A	U7401	CRITICAL	MCP_ISL9563A
35382303	1	INTERSIL ISL6263D	U7401	CRITICAL	MCP_ISL6263D

1.1V DEFAULT, OTHER VALUES TBD

VID<2:0>	Voltage
000	+1.100V

SYNC MASTER=MASTER SYNC DATE=N/A

MCP CORE REGULATOR

Apple Inc.

051-7845 D


A.0.0

74 OF 110

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II. NOT TO REPRODUCE OR COPY IT
 III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV. ALL RIGHTS RESERVED

1.5 V DDR SUPPLY

PPDDR_S3_REG
 VOUT = 1.5V
 PEAK = 11.28A
 AVG = 6.72A



STATE	S3	S5	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF
S5	LO	LO	OFF	OFF	OFF

SYNC MASTER=MASTER SYNC DATE=N/A

1.5V DDR SUPPLY

Apple Inc.

DRAWING NUMBER: 051-7845
 REVISION: A.0.0


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 75 OF 110
 SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

FSB VTT AND 3.3V S5 RAILS

INPUT POWER OF 12V_S5


INPUT POWER OF 12V_S0



VTT_FSB_S0
K22/K23
POWER BUDGET
PEAK=5.28A
AVE=2.88A

SEL_A3V3_S5
K22/K23
POWER BUDGET
PEAK=0.69A
AVE=0.46A

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281078	1	IND, PWR, 1.5UH, 20A, 9A, 12MOHM	L7610	CRITICAL	



EN LDO TIED TO 12V S5 TO EN LDO FIRST & REGULATOR INTERNAL LOGIC GETS POWER
EN2 (3V3 S5) IS TIED TO VCC, TIED INTERNALLY TO PVCC
TIED EXTERNALLY TO LDO OUT, SO REGULATOR IS ENABLED
AS SOON AS LDO OUTPUT IS GOOD

EN1 (PPVTT_S0) CONTROLLED SEPARATELY

SYNC MASTER=MASTER SYNC DATE=N/A

FSB VTT/3.3V S5 SUPPLIES

Apple Inc.

051-7845 D


REVISION: A.0.0


76 OF 110

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 77 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.




PAGE TITLE		SYNC DATE=N/A	
S3 & S0 FETs			
 Apple Inc.	DRAWING NUMBER	051-7845	SIZE
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		78 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		OF <TOTAL DESIGN SHEETS>	




SYNC MASTER=K51		SYNC DATE=10/31/2008	
1V1 S5 POWER SUPPLY			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		79 OF 110	

MCP ONLY 1.8V_S0 POWER SUPPLY




SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
1V8 POWER SUPPLY			
DRAWING NUMBER		DATE	
051-7845		D	
REVISION		PAGE	
A.0.0		80 OF 110	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
CURRENT DESIGN SHEET		OF TOTAL DESIGN SHEETS	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K51		SYNC DATE=12/08/2008	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
		PAGE	SHEET
		81 OF 110	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-7845	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		A.0.0	
		PAGE	SHEET
		82 OF 110	

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	



SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SHEET D
		REVISION A.0.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 83 OF 110	SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP5V_S0_MXM
 - =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 - MXM



SYNC MASTER=K51 SYNC DATE=10/31/2008

MXM PCIe, DP & Power

Apple Inc.

DRAWING NUMBER: 051-7845 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 84 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS



Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM

Signal aliases required by this page:
 - =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
 - =SMB_MXM_THRM_CLK


BOM options provided by this page:

PULLUPS & PULLDOWNS AT MXM CONNECTOR



MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J7800



PAGE TITLE: MXM I/O

Apple Inc. DRAWING NUMBER: 051-7845 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 85 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS


DESIGN_SHEETS>

MXM TX CAPS

MXM RX CAPS

102 9	PEG R2D C N<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<15>	0.1UF 1	04 102
102 9	PEG R2D C P<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<15>	0.1UF 1	04 102
102 9	PEG R2D C P<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<14>	0.1UF 1	04 102
102 9	PEG R2D C N<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<14>	0.1UF 1	04 102
102 9	PEG R2D C N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<13>	0.1UF 1	04 102
102 9	PEG R2D C P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<13>	0.1UF 1	04 102
102 9	PEG R2D C N<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<12>	0.1UF 1	04 102
102 9	PEG R2D C P<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<12>	0.1UF 1	04 102
102 9	PEG R2D C N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<11>	0.1UF 1	04 102
102 9	PEG R2D C P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<11>	0.1UF 1	04 102
102 9	PEG R2D C N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<10>	0.1UF 1	04 102
102 9	PEG R2D C P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<10>	0.1UF 1	04 102
102 9	PEG R2D C N<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<9>	0.1UF 1	04 102
102 9	PEG R2D C P<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<9>	0.1UF 1	04 102
102 9	PEG R2D C N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<8>	0.1UF 1	04 102
102 9	PEG R2D C P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<8>	0.1UF 1	04 102
102 9	PEG R2D C N<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<7>	0.1UF 1	04 102
102 9	PEG R2D C P<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<7>	0.1UF 1	04 102
102 9	PEG R2D C N<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<6>	0.1UF 1	04 102
102 9	PEG R2D C P<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<6>	0.1UF 1	04 102
102 9	PEG R2D C N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<5>	0.1UF 1	04 102
102 9	PEG R2D C P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<5>	0.1UF 1	04 102
102 9	PEG R2D C P<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<4>	0.1UF 1	04 102
102 9	PEG R2D C N<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<4>	0.1UF 1	04 102
102 9	PEG R2D C N<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<3>	0.1UF 1	04 102
102 9	PEG R2D C P<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<3>	0.1UF 1	04 102
102 9	PEG R2D C N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<2>	0.1UF 1	04 102
102 9	PEG R2D C P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<2>	0.1UF 1	04 102
102 9	PEG R2D C N<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<1>	0.1UF 1	04 102
102 9	PEG R2D C P<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<1>	0.1UF 1	04 102
102 9	PEG R2D C N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D P<0>	0.1UF 1	04 102
102 9	PEG R2D C P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM PCIE R2D N<0>	0.1UF 1	04 102

102 84	MXM PCIE D2R P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<0>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<0>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<1>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<1>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<2>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<2>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<3>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<3>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<4>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<4>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<5>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<5>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<6>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<6>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<7>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<7>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<8>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<8>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<9>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<9>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<10>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<10>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<11>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<11>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<12>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<12>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<13>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<13>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<1>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<14>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<14>	0.1UF 1	04 102
102 84	MXM PCIE D2R P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG D2R N<15>	0.1UF 1	04 102
102 84	MXM PCIE D2R N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG D2R P<15>	0.1UF 1	04 102

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
MXM PCIE CAPS			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
86 OF 110			

Page Notes

Power aliases required by this page:
- =PP5V_DP_AUX

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

MCP CONNECTIONS

```

04 CLK_100M_MXM_P == GPU_CLK100M_PCIE_P 9 102
   MAKE_BASE=TRUE
04 CLK_100M_MXM_N == GPU_CLK100M_PCIE_N 9 102
   MAKE_BASE=TRUE

04 MXM_RESET_L == PEG_RESET_L 9 90
   MAKE_BASE=TRUE
  
```

UNUSED DP INTERFACES

```

04 MXM_DP_C_ML_N<0..3> == NC_MXM_DP_C_ML_N<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_C_ML_P<0..3> == NC_MXM_DP_C_ML_P<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE

04 MXM_DP_C_AUX_N == NC_MXM_DP_C_AUX_N
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_C_AUX_P == NC_MXM_DP_C_AUX_P
   MAKE_BASE=TRUE
   NO_TEST=TRUE

04 MXM_DP_C_HPD == TP_MXM_DP_C_HPD
   MAKE_BASE=TRUE

04 MXM_DP_B_ML_N<0..3> == NC_MXM_DP_B_ML_N<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_B_ML_P<0..3> == NC_MXM_DP_B_ML_P<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE


04 MXM_DP_B_AUX_N == NC_MXM_DP_B_AUX_N
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_B_AUX_P == NC_MXM_DP_B_AUX_P
   MAKE_BASE=TRUE
   NO_TEST=TRUE

04 MXM_DP_B_HPD == TP_MXM_DP_B_HPD
   MAKE_BASE=TRUE


04 MXM_DP_D_ML_N<0..3> == NC_MXM_DP_D_ML_N<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_D_ML_P<0..3> == NC_MXM_DP_D_ML_P<0..3>
   MAKE_BASE=TRUE
   NO_TEST=TRUE

04 MXM_DP_D_AUX_N == NC_MXM_DP_D_AUX_N
   MAKE_BASE=TRUE
   NO_TEST=TRUE
04 MXM_DP_D_AUX_P == NC_MXM_DP_D_AUX_P
   MAKE_BASE=TRUE
   NO_TEST=TRUE

04 MXM_DP_D_HPD == TP_MXM_DP_D_HPD
   MAKE_BASE=TRUE
  
```

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE			
MXM ALIASES			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	SHEET
		87 OF 110	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=10/01/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH 	PAGE 88 OF 110
		SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

8

7

6

5












4

3

2




1

PLACE CHOKES CLOSE TO J9002
SHARE 0-OHM RES WITH CHOKE PADS



THESE RESISTOR OPTIONS SELECT BETWEEN MCP AND MXM TO DRIVE THE INTERNAL DISPLAY
 IG-ONLY 0-OHM RESISTORS NEED TO BE PLACED AT THE MXM CONNECTOR TO AVOID STUBS
 WE WILL ROUTE FROM MCP TO THE 0-OHM RESISTORS, THEN ON THROUGH MXM TO THE LCD CONNECTOR
 IF THIS ROUTING IS NOT FEASIBLE, MXM ALIASES WILL BE REPLACED WITH ADDITIONAL 0-OHM RESISTORS

IN MXM CONFIG, PULL-UPS ON CARD
 IG pullups always stuffed to prevent floating inputs



PAGE TITLE		SYNC DATE=MASTER	
LCD MUX & CHOKES			
Apple Inc.		DRAWING NUMBER	SIZE
Apple logo		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
89 OF 110		OF TOTAL DESIGN SHEETS	

8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
IG, MXM



BACKLIGHT CONTROL SUPPORT

THIS AND GATE CIRCUIT PROVIDES BACKLIGHT GLITCH PREVENTION WHEN MCP GLITCHES GPIOs ON POWERUP
IT MAY BE BYPASSED IF THE PWM SOURCE IS THE MXM

IF NOT BYPASSED, THIS CAN BE USED TO FORCE THE USE OF THE BACKLIGHT ENABLE SIGNAL EVEN IF THE INVERTER DOES NOT TAKE THIS AS AN INPUT



INTERNAL LCD INTERFACE



SYNC MASTER=MASTER SYNC DATE=MASTER

INTERNAL DISPLAY

Apple Inc.
DRAWING NUMBER: 051-7845
REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 90 OF 110
SHEET: <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3

2

1

D

D

C

C










B

B

A

A

K50 NOTE: PLACE THESE CAPACITORS ATLEAST 1INCH AWAY FROM DP CONNECTOR
 DCOX: PLACE AT MXM CONNECTOR IF THERE IS ROOM



SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE DP_MUX_SUPPORT			
DRAWING NUMBER 051-7845		REV D	
REVISION A.0.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 91 OF 110		SHEET	

8

7

6

5


4


3

2

1

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=10/01/2008	
BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH PAGE 92 OF 110 SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			




MXM/IG MUX AND AUX/DDC SWITCHING

FOR MXM, Q9350 BYPASSES THE AC COUPLING CAPS
 THE CARD IS RESPONSIBLE FOR SWITCHING DDC SIGNALS ONTO THE AUX PAIR


FOR IG SYSTEMS, Q9300 SWITCHES BETWEEN AC COUPLED AUX
 AND DC-COUPLED DDC

PAGE TITLE		SYNC DATE=N/A	
DISPLAYPORT SUPPORT			
Apple Inc.		DRAWING NUMBER	SIZE
		051-7845	D
		REVISION	
		A.0.0	
		BRANCH	
		PAGE	
		93 OF 110	
		SHEET	
		IV ALL RIGHTS RESERVED	




PAGE TITLE		SYNC DATE=N/A	
DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Logo		051-7845	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		A.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		94 OF 110	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS	


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH 	PAGE 95 OF 110


	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			BRANCH PAGE 96 OF 110 SHEET
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	


SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.	DRAWING NUMBER	051-7845	SHEET
	REVISION	A.0.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		97 OF 110	
<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=MASTER		SYNC DATE=N/A	
BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	BRANCH
		PAGE 98 OF 110	SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

SYNC MASTER=K51		SYNC DATE=12/08/2008	
PAGE TITLE BLANK PAGE			
 Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	PAGE 99 OF 110
SHEET <CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>			

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_ZOTWER	*	=3:1_SPACING	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM *-style wildcards!

DDR2:

DQ signals should be matched within 20 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.
 All DQS pairs should be matched within 100 ps of clocks.
 CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.
 A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.
 DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps
 No DQS to clock matching requirement.
 CLK intra-pair matching should be within 5 ps of CLK pairs.
 A/BA/cmd signals should be matched within 5 ps of CLK pairs.
 All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).
 DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
 SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	Y	0.175 MM	0.175 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	0.2 MM	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	MEM_70D_VDD	MEM_CLK	MEM A CLK P<1..0>
	MEM_70D_VDD	MEM_CLK	MEM A CLK N<1..0>
	MEM_70D_VDD	MEM_CLK	MEM A CLK P<4..3>
	MEM_70D_VDD	MEM_CLK	MEM A CLK N<4..3>
	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>
	MEM_40S_VDD	MEM_CTRL	MEM A CS I<3..0>
	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>
	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>
	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>
	MEM_40S_VDD	MEM_CMD	MEM A RAS L
	MEM_40S_VDD	MEM_CMD	MEM A CAS L
	MEM_40S_VDD	MEM_CMD	MEM A WE L
	MEM_40S	MEM_DATA	MEM A DQ<7..0>
	MEM_40S	MEM_DATA	MEM A DM<0>
	MEM_40S	MEM_DATA	MEM A DQ<15..8>
	MEM_40S	MEM_DATA	MEM A DM<1>
	MEM_40S	MEM_DATA	MEM A DQ<23..16>
	MEM_40S	MEM_DATA	MEM A DM<2>
	MEM_40S	MEM_DATA	MEM A DQ<31..24>
	MEM_40S	MEM_DATA	MEM A DM<3>
	MEM_40S	MEM_DATA	MEM A DQ<39..32>
	MEM_40S	MEM_DATA	MEM A DM<4>
	MEM_40S	MEM_DATA	MEM A DQ<47..40>
	MEM_40S	MEM_DATA	MEM A DM<5>
	MEM_40S	MEM_DATA	MEM A DQ<55..48>
	MEM_40S	MEM_DATA	MEM A DM<6>
	MEM_40S	MEM_DATA	MEM A DQ<63..56>
	MEM_40S	MEM_DATA	MEM A DM<7>
	MEM_70D	MEM_DQS	MEM A DQS P<0>
	MEM_70D	MEM_DQS	MEM A DQS N<0>
	MEM_70D	MEM_DQS	MEM A DQS P<1>
	MEM_70D	MEM_DQS	MEM A DQS N<1>
	MEM_70D	MEM_DQS	MEM A DQS P<2>
	MEM_70D	MEM_DQS	MEM A DQS N<2>
	MEM_70D	MEM_DQS	MEM A DQS P<3>
	MEM_70D	MEM_DQS	MEM A DQS N<3>
	MEM_70D	MEM_DQS	MEM A DQS P<4>
	MEM_70D	MEM_DQS	MEM A DQS N<4>
	MEM_70D	MEM_DQS	MEM A DQS P<5>
	MEM_70D	MEM_DQS	MEM A DQS N<5>
	MEM_70D	MEM_DQS	MEM A DQS P<6>
	MEM_70D	MEM_DQS	MEM A DQS N<6>
	MEM_70D	MEM_DQS	MEM A DQS P<7>
	MEM_70D	MEM_DQS	MEM A DQS N<7>
	MEM_70D_VDD	MEM_CLK	MEM B CLK P<1..0>
	MEM_70D_VDD	MEM_CLK	MEM B CLK N<1..0>
	MEM_70D_VDD	MEM_CLK	MEM B CLK P<4..3>
	MEM_70D_VDD	MEM_CLK	MEM B CLK N<4..3>
	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>
	MEM_40S_VDD	MEM_CTRL	MEM B CS I<3..0>
	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>
	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>
	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>
	MEM_40S_VDD	MEM_CMD	MEM B RAS L
	MEM_40S_VDD	MEM_CMD	MEM B CAS L
	MEM_40S_VDD	MEM_CMD	MEM B WE L
	MEM_40S	MEM_DATA	MEM B DQ<7..0>
	MEM_40S	MEM_DATA	MEM B DM<0>
	MEM_40S	MEM_DATA	MEM B DQ<15..8>
	MEM_40S	MEM_DATA	MEM B DM<1>
	MEM_40S	MEM_DATA	MEM B DQ<23..16>
	MEM_40S	MEM_DATA	MEM B DM<2>
	MEM_40S	MEM_DATA	MEM B DQ<31..24>
	MEM_40S	MEM_DATA	MEM B DM<3>
	MEM_40S	MEM_DATA	MEM B DQ<39..32>
	MEM_40S	MEM_DATA	MEM B DM<4>
	MEM_40S	MEM_DATA	MEM B DQ<47..40>
	MEM_40S	MEM_DATA	MEM B DM<5>
	MEM_40S	MEM_DATA	MEM B DQ<55..48>
	MEM_40S	MEM_DATA	MEM B DM<6>
	MEM_40S	MEM_DATA	MEM B DQ<63..56>
	MEM_40S	MEM_DATA	MEM B DM<7>

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
	MEM_70D	MEM_DQS	MEM B DQS P<0>
	MEM_70D	MEM_DQS	MEM B DQS N<0>
	MEM_70D	MEM_DQS	MEM B DQS P<1>
	MEM_70D	MEM_DQS	MEM B DQS N<1>
	MEM_70D	MEM_DQS	MEM B DQS P<2>
	MEM_70D	MEM_DQS	MEM B DQS N<2>
	MEM_70D	MEM_DQS	MEM B DQS P<3>
	MEM_70D	MEM_DQS	MEM B DQS N<3>
	MEM_70D	MEM_DQS	MEM B DQS P<4>
	MEM_70D	MEM_DQS	MEM B DQS N<4>
	MEM_70D	MEM_DQS	MEM B DQS P<5>
	MEM_70D	MEM_DQS	MEM B DQS N<5>
	MEM_70D	MEM_DQS	MEM B DQS P<6>
	MEM_70D	MEM_DQS	MEM B DQS N<6>
	MEM_70D	MEM_DQS	MEM B DQS P<7>
	MEM_70D	MEM_DQS	MEM B DQS N<7>
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD
	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND

SYNC MASTER=MASTER SYNC DATE=N/A

Memory Constraints

Apple Inc. 051-7845 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

101 OF 110 SHEETS

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?
MCP_PEX_COMP	*	0.2 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	0.2 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=3X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
PCIE GRAPHICS				
PCIE_90D	PCIE	PCIE	PEG R2D C P<15..0>	9 86
PCIE_90D	PCIE	PCIE	PEG R2D C N<15..0>	9 86
PCIE_90D	PCIE	PCIE	PEG D2R P<15..0>	9 86
PCIE_90D	PCIE	PCIE	PEG D2R N<15..0>	9 86
PCIE_90D	PCIE	PCIE	MXM PCIE R2D P<15..0>	84 86
PCIE_90D	PCIE	PCIE	MXM PCIE R2D N<15..0>	84 86
PCIE_90D	PCIE	PCIE	MXM PCIE D2R P<15..0>	84 86
PCIE_90D	PCIE	PCIE	MXM PCIE D2R N<15..0>	84 86
PCIE I/O				
PCIE_90D	PCIE	PCIE	PCIE MINI R2D P	34
PCIE_90D	PCIE	PCIE	PCIE MINI R2D N	34
PCIE_90D	PCIE	PCIE	PCIE MINI R2D C P	17 34
PCIE_90D	PCIE	PCIE	PCIE MINI R2D C N	17 34
PCIE_90D	PCIE	PCIE	PCIE MINI R2D L P	34
PCIE_90D	PCIE	PCIE	PCIE MINI R2D L N	34
PCIE_90D	PCIE	PCIE	PCIE MINI D2R P	17 34
PCIE_90D	PCIE	PCIE	PCIE MINI D2R N	17 34
PCIE_90D	PCIE	PCIE	PCIE FW R2D P	41
PCIE_90D	PCIE	PCIE	PCIE FW R2D N	41
PCIE_90D	PCIE	PCIE	PCIE FW R2D C P	17 41
PCIE_90D	PCIE	PCIE	PCIE FW R2D C N	17 41
PCIE_90D	PCIE	PCIE	PCIE FW D2R P	17 41
PCIE_90D	PCIE	PCIE	PCIE FW D2R N	17 41
PCIE_90D	PCIE	PCIE	PCIE FW D2R C P	41
PCIE_90D	PCIE	PCIE	PCIE FW D2R C N	41
PCIE REF CLOCKS				
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	GPU CLK100M PCIE P	9 87
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	GPU CLK100M PCIE N	9 87
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI P	17 34
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI N	17 34
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI CON P	34
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M MINI CON N	34
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M FW P	17 41
CLK_PCIE_100D	CLK_PCIE	CLK_PCIE	PCIE CLK100M FW N	17 41
SATA				
SATA_100D	SATA	SATA	SATA HDD R2D C P	20 45
SATA_100D	SATA	SATA	SATA HDD R2D C N	20 45
SATA_100D	SATA	SATA	SATA HDD R2D P	45 110
SATA_100D	SATA	SATA	SATA HDD R2D N	45 110
SATA_100D	SATA	SATA	SATA HDD D2R P	20 45
SATA_100D	SATA	SATA	SATA HDD D2R N	20 45
SATA_100D	SATA	SATA	SATA HDD D2R C P	45 110
SATA_100D	SATA	SATA	SATA HDD D2R C N	45 110
SATA_100D	SATA	SATA	SATA ODD R2D C P	20 45
SATA_100D	SATA	SATA	SATA ODD R2D C N	20 45
SATA_100D	SATA	SATA	SATA ODD R2D P	45 110
SATA_100D	SATA	SATA	SATA ODD R2D N	45 110
SATA_100D	SATA	SATA	SATA ODD D2R P	20 45
SATA_100D	SATA	SATA	SATA ODD D2R N	20 45
SATA_100D	SATA	SATA	SATA ODD D2R C P	45 110
SATA_100D	SATA	SATA	SATA ODD D2R C N	45 110
MCP_50S	SATA_TERM	SATA_TERM	MCP SATA_TERM	20
MISC				
MCP_50S	MCP_PEX_COMP	MCP_PEX_COMP	MCP PEX CLK COMP	17
MCP_IV_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP IFPAB RSET	18 26
MCP_50S	MCP_PEX_COMP	MCP_PEX_COMP	MCP IFPAB VPROBE	18 26
			PM_SLP_S3_L	9 21
			PM_SLP_S4_L	21 70

SYNC MASTER=MASTER SYNC DATE=N/A

MCP Constraints 1

Apple Inc.

DRAWING NUMBER: 051-7845 D

REVISION: A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 102 OF 110 SHEET

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

PCI Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for PCI_55S and CLK_PCI_55S.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for LPC_55S and CLK_LPC_55S.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for MCP_USB_RBIAS and USB_90D.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for SMB_55S and SMB.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for HDA_55S and MCP_HDA_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for SPI_55S and SPI.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

XTAL Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for CLK_MCP_XTAL and XTAL.

Large table with columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various electrical constraints and net types such as PCI_REQ0_L, LPC_AD<3..0>, USB_EXTN, SPI_CLK_R, etc.

Metadata block containing: SYNC MASTER=MASTER, SYNC DATE=N/A, MCP Constraints 2, Apple Inc., DRAWING NUMBER 051-7845, REVISION A.0.0, NOTICE OF PROPRIETARY PROPERTY, and page information 103 OF 110 SHEETS.

D

D

C

C

B

B

A

A

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	0.2 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD
ENET_MII_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	0.3 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

RTL8211CLGR (ETHERNET PHY) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
MCP_MII_COMP	MCP_MII_COMP		MCP_MII_COMP_VDD 18
	MCP_MII_COMP		MCP_MII_COMP_GND 18
ENET_MII_558	MCP_BUF0_CLK		MCP_CLK25M_BUF0_R 18 38
	MCP_BUF0_CLK		RTL8211_CLK25M_CKXTAL1 37 38
ENET_MII_558	ENET_MII		ENET_MDIO 18 37
	ENET_MII		ENET_MDC 18 37
ENET_MII_558	ENET_MII		ENET_CLK125M_RXCLK 18 37
	ENET_MII		ENET_CLK125M_RXCLK_R 37
ENET_MII_558	ENET_MII		ENET_RXD<0> 18 37
	ENET_MII		ENET_RXD_R<0> 37
ENET_MII_558	ENET_MII		ENET_RXD<3..1> 18 37
	ENET_MII		ENET_RXD_R<3..1> 37
ENET_MII_558	ENET_MII		ENET_RX_CTRL 18 37
	ENET_MII		ENET_RXCTL_R 37
ENET_MII_558	ENET_MII		ENET_CLK125M_TXCLK 18 37
	ENET_MII		ENET_TXD<0> 18 37
ENET_MII_558	ENET_MII		ENET_TXD<3..1> 18 37
	ENET_MII		ENET_TX_CTRL 18 37
ENET_MDI_100D	ENET_MDI		ENET_MDI_P<3..0> 37 39
	ENET_MDI		ENET_MDI_N<3..0> 37 39
ENET_MDI_100D	ENET_MDI		ENET_MDI_T_P<3..0> 39
	ENET_MDI		ENET_MDI_T_N<3..0> 39

SYNC MASTER=MASTER		SYNC DATE=N/A	
Ethernet Constraints			
Apple Inc.		DRAWING NUMBER	SHEET
		051-7845	D
		REVISION	
		A.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		104 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		CURRENT DESIGN SHEET	
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	

8 7 6 5 4 3 2 1

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	FW_110D	FW_TP	FW PORT0_TPA_P 42 43
	FW_110D	FW_TP	FW PORT0_TPA_N 42 43
	FW_110D	FW_TP	FW PORT0_TPB_P 42 43
	FW_110D	FW_TP	FW PORT0_TPB_N 42 43
PORT 1 & 2 NOT USED			
	FW_110D	FW_TP	FW P0_TPA_L_P 42
	FW_110D	FW_TP	FW P0_TPA_L_N 42
	FW_110D	FW_TP	FW P0_TPB_L_P 42
	FW_110D	FW_TP	FW P0_TPB_L_N 42

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

SYNC MASTER=MASTER		SYNC DATE=N/A	
FireWire Constraints			
Apple Inc.		DRAWING NUMBER	051-7845 D
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	105 OF 110
		SHEET	<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3

2

1

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_558	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	smb_558	smb	SMBUS_SMC_A_S3_SCL	52
	smb_558	smb	SMBUS_SMC_A_S3_SDA	52
	smb_558	smb	SMBUS_SMC_B_S0_SCL	52
	smb_558	smb	SMBUS_SMC_B_S0_SDA	52
	smb_558	smb	SMBUS_SMC_0_S0_SCL	52
	smb_558	smb	SMBUS_SMC_0_S0_SDA	52
	smb_558	smb	SMBUS_SMC_BSA_SCL	52
	smb_558	smb	SMBUS_SMC_BSA_SDA	52
	smb_558	smb	SMBUS_SMC_MGMT_SCL	52 106
	smb_558	smb	SMBUS_SMC_MGMT_SDA	52 106
	smb_558	smb	SMBUS_SMC_MGMT_SCL	52 106
	smb_558	smb	SMBUS_SMC_MGMT_SDA	52 106
	smb_558	smb	SMBUS_MCP_0_CLK	13 21 52
	smb_558	smb	SMBUS_MCP_0_DATA	13 21 52

D

D

C

C

B

B

A

A

SYNC MASTER=MASTER		SYNC DATE=N/A	
SMC Constraints			
Apple Inc.		DRAWING NUMBER	051-7845
		REVISION	A.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	106 OF 110
		SHEET	

8

7

6

5

4

3

2

1

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	0.08 MM	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	T	0.5 MM	0.5 MM	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?	DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?	LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

ELECTRICAL CONSTRAINT SET ASSIGNED IN CONT. MGR.	NET_TYPE			
	PHYSICAL	SPACING		
DP_100D	DP_100D	DISPLAYPORT	MXM DP A ML P<3..0>	94 91
DP_100D	DP_100D	DISPLAYPORT	DP IG ML P<3..0>	94 91
DP_100D	DP_100D	DISPLAYPORT	MXM DP A ML N<3..0>	94 91
DP_100D	DP_100D	DISPLAYPORT	DP IG ML N<3..0>	94 91
DP_100D	DP_100D	DISPLAYPORT	DP ML P<3..0>	94 94
DP_100D	DP_100D	DISPLAYPORT	DP ML N<3..0>	94 94
DP_100D	DP_100D	DISPLAYPORT	DP ML CONN P<3..0>	94 94
DP_100D	DP_100D	DISPLAYPORT	DP ML CONN N<3..0>	94 94
DP_100D	DP_100D	DISPLAYPORT	DP IG AUX CH P	18 93
DP_100D	DP_100D	DISPLAYPORT	DP IG AUX CH N	18 93
DP_100D	DP_100D	DISPLAYPORT	DP AUXCH SW P	93 93
DP_100D	DP_100D	DISPLAYPORT	DP AUXCH SW N	93 93
DP_100D	DP_100D	DISPLAYPORT	DP AUX CH C P	93 94
DP_100D	DP_100D	DISPLAYPORT	DP AUX CH C N	93 94
DP_100D	DP_100D	DISPLAYPORT	MXM DP A AUX P	84 93
DP_100D	DP_100D	DISPLAYPORT	MXM DP A AUX N	84 93
LVDS_100D	LVDS_100D	LVDS	LVDS IG A CLK P	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG A CLK N	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG A DATA P<3..0>	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG A DATA N<3..0>	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG B CLK P	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG B CLK N	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG B DATA P<3..0>	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS IG B DATA N<3..0>	18 89
LVDS_100D	LVDS_100D	LVDS	LVDS A DATA P<3..0>	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS A DATA N<3..0>	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS B DATA P<3..0>	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS B DATA N<3..0>	89 89
LVDS_100D	LVDS_100D	LVDS	LCD CONN A DATA P<3..0>	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN A DATA N<3..0>	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN B DATA P<3..0>	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN B DATA N<3..0>	89 90
LVDS_100D	LVDS_100D	LVDS	LVDS A CLK P	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS A CLK N	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS B CLK P	89 89
LVDS_100D	LVDS_100D	LVDS	LVDS B CLK N	89 89
LVDS_100D	LVDS_100D	LVDS	LCD CONN A CLK P	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN A CLK N	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN B CLK P	89 90
LVDS_100D	LVDS_100D	LVDS	LCD CONN B CLK N	89 90
MCP_DV_COMP	MCP_DV_COMP		MCP HDMI RSET	18 26
MCP_DV_COMP	MCP_DV_COMP		MCP HDMI VPROBE	18 26

SYNC MASTER=MASTER SYNC DATE=N/A

GRAPHICS CONSTRAINTS

Apple Inc. 051-7845 D

REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE 107 OF 110 SHEET

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PPDDR_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PPDDR_MEM	*	PWR_P2MM
MEM_CMD	PPDDR_MEM	*	PWR_P2MM
MEM_CTRL	PPDDR_MEM	*	PWR_P2MM
MEM_DATA	PPDDR_MEM	*	PWR_P2MM
MEM_DQS	PPDDR_MEM	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_GSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	4:1_SPACING
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
AUDIO	*	*	AUDIO

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR
SNS_DIFF	*	1:1_DIFFPAIR

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S_VDD OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	600 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
USB_90D OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_M11_COMP OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_KBIAS OVERRIDE	TOP	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

K50/K51 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
		FEEDR_MEM	=PPIV5_S3 MEM A	6 30 31
		FEEDR_MEM	=PPIV5_S3 MEM B	6 30 32
		SWITCHNODE	VR_CPU SW1	72
		SWITCHNODE	VR_CPU SW2	72
		SWITCHNODE	VR_CPU SW3	72
		SWITCHNODE	1V8_SW	80
		SWITCHNODE	1V185_SW	79
		SWITCHNODE	PVTT50 PHASE	74
		SWITCHNODE	3V3S5_SW	74
		SWITCHNODE	5V33_SW	73
		SWITCHNODE	MPCORES0 PHASE	74
	THERM_DIFF	THERMAL	SNS_T_DP1 DN6	55
	THERM_DIFF	THERMAL	SNS_T_DN1 DP6	55
	THERM_DIFF	THERMAL	SNS_T_DP2 DN3	55
	THERM_DIFF	THERMAL	SNS_T_DN2 DP3	55
	THERM_DIFF	THERMAL	CPU_THERMD_P	11 55
	THERM_DIFF	THERMAL	CPU_THERMD_N	11 55
	THERM_DIFF	THERMAL	SNS_T_DP4 DN5	55
	THERM_DIFF	THERMAL	SNS_T_DN4 DP5	55
	THERM_DIFF	THERMAL	MCP_THMDIODE_P	21 55
	THERM_DIFF	THERMAL	MCP_THMDIODE_N	21 55
	THERM_DIFF	THERMAL	MXM_PWSRC_SENSOR_P	53
	THERM_DIFF	THERMAL	MXM_PWSRC_SENSOR_N	53
	THERM_DIFF	THERMAL	SENSE_1V5_S0_P	54
	THERM_DIFF	THERMAL	SENSE_1V5_S0_N	54
	THERM_DIFF	THERMAL	SNS_LCD_P	55 110
	THERM_DIFF	THERMAL	SNS_LCD_N	55 110
	THERM_DIFF	THERMAL	SNS_ODD_P	55 110
	THERM_DIFF	THERMAL	SNS_ODD_N	55 110
	THERM_DIFF	THERMAL	SNS_CPU_H_P	55
	THERM_DIFF	THERMAL	SNS_CPU_H_N	55
	THERM_DIFF	THERMAL	SNS_MCP_P	55
	THERM_DIFF	THERMAL	SNS_MCP_N	55
	THERM_DIFF	THERMAL	SNS_AMB_P	55 110
	THERM_DIFF	THERMAL	SNS_AMB_N	55 110
	THERM_DIFF	THERMAL	SNS_MXM_P	55
	THERM_DIFF	THERMAL	SNS_MXM_N	55
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS1_R_N	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS2_R_N	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_P	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_N	71 72
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_P	71
	SNS_DIFF	THERMAL	VR_CPU_ISNS3_R_N	71
1E40		THERMAL	SMC_CPU_ISENSE	49 53
1E40		THERMAL	VR_CPU_IOUT	53 71
1E30		THERMAL	VR_ISNS_CPU_P	53
1E30		THERMAL	VR_ISNS_CPU_N	53
1E30		THERMAL	SNS_PS_CPU_ISNS	53
1E30		THERMAL	SMC_CPU_VSENSE	49 53
1E30		THERMAL	CPU_VCC_SENSE	12 53
1E30		THERMAL	SMC_GPU_VSENSE	49 53
1E30		THERMAL	SMC_GPU_ISENSE	49 53
1E30		THERMAL	SMC_1V5_S0_ISENSE	50 54
1E30		THERMAL	SMC_1V5_S0_ISENSE_R	54
1E30		THERMAL	SMC_1V5_S0_VSENSE	50 54
1E30		THERMAL	SMC_MCP_CORE_ISENSE	50 54
1E30		THERMAL	SMC_MCP_CORE_VSENSE	50 54
1E30		THERMAL	MPCORES0_IMON	54 74
1E40		THERMAL	CPU_PECI_L	11 55
1E30		THERMAL	SMB_PECI_L	55
1E30		THERMAL	CPU_PECI_MCP	14 55
1E30		THERMAL	HDD_OOB_TEMP_FILT	55
1E30		THERMAL	HDD_OOB_TEMP	55
1E30		THERMAL	HDD_OOB_TEMP_R	55
1E30		THERMAL	SMC_HDD_OOB_TEMP	55

SYNC MASTER=MASTER SYNC DATE=N/A

K22/K23 SPECIFIC CONSTRAINTS

Apple Inc.
DRAWING NUMBER 051-7845 D
REVISION A.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 108 OF 110 SHEETS

CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS

8

7

6

5

4

3

2

1

K50/K51 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA_P1MM	MM	15.5.1

PHYSICAL CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	100 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.300 MM	0.085 MM	=STANDARD		
27P4_OHM_SE	*	Y	0.275 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD		
40_OHM_SE	*	Y	0.15 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	TOP,BOTTOM	Y	0.151 MM	0.085 MM	=STANDARD		
42_OHM_SE	*	Y	0.136 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.1 MM	0.085 MM	15 MM		
50_OHM_SE	*	Y	0.1 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD		
55_OHM_SE	*	Y	0.076 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3,ISL6	Y	0.155 MM	0.085 MM	=STANDARD	0.135 MM	0.1 MM
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.085 MM	=STANDARD	0.130 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3,ISL6	Y	0.099 MM	0.085 MM	12 MM	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3,ISL6	Y	0.081 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.091 MM	0.085 MM	=STANDARD	0.25 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	TOP,BOTTOM	Y	0.075 MM	0.085 MM	=STANDARD	0.320 MM	0.15 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM
POWER_WIDTH	*	Y	0.600 MM	0.200 MM	3.0 MM	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER	*	POWER_WIDTH
VR_CTL_PHY	*	POWER_WIDTH

SPACING RULE SET

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SPACING_0.5MM	*	0.5 MM	?
CLK_SPACING_0.6MM	*	0.6 MM	?
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000
SWITCHNODE	*	0.6 MM	1000

CONSTRAINTS FOR BGA AREA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	0.2 MM	?
BGA_P3MM	*	0.3 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P1MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P1MM
CLK_LPC	*	BGA_P1MM	BGA_P1MM
CLK_PCI	*	BGA_P1MM	BGA_P1MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MCP_FSB_COMP	*	BGA_P1MM	BGA_P2MM
MCP_MEM_COMP	*	BGA_P1MM	BGA_P2MM
MCP_PEX_COMP	*	BGA_P1MM	BGA_P2MM

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE K22/K23 RULE DEFINITIONS			
Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
		REVISION A.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BANCH	PAGE 109 OF 110
		SHEET OF <TOTAL DESIGN SHEETS>	

CONSTRAINTS ARE BASED ON MCP79 DESIGN GUIDE DG-03328-001 V06
PCI, LPC, SMB, HDA, SPI, RGMII, SMBUS ARE ROUTED AS 55 OHM SE SIGNALS

FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

J4700 USB CAMERA
 103 47 USB_CAMERA_I_P FUNC_TEST=TRUP
 103 47 USB_CAMERA_I_N FUNC_TEST=TRUP
 1 PP5V_S3_REG Testpoint near J4700
 2 Ground Testpoints near J4700

J4750 USB CARD READER
 103 47 USB_SDCARD_I_P FUNC_TEST=TRUP
 103 47 USB_SDCARD_I_N FUNC_TEST=TRUP
 1 PP3V3_S3 Testpoint near J4750
 2 Ground Testpoints near J4750

J4720 USB BLUETOOTH
 103 47 USB_BT_I_P FUNC_TEST=TRUP
 103 47 USB_BT_I_N FUNC_TEST=TRUP
 1 PP3V3_S3 Testpoint near J4720
 2 Ground Testpoints near J4720

J4780 IR BOARD
 103 47 USB_IR_L_P FUNC_TEST=TRUP
 103 47 USB_IR_L_N FUNC_TEST=TRUP
 1 PP5V_S3_REG Testpoint near J4780
 2 Ground Testpoints near J4780

J4520 SATA ODD (HIGH SPEED)
 102 45 SATA_ODD_R2D_P FUNC_TEST=TRUP
 102 45 SATA_ODD_R2D_N FUNC_TEST=TRUP
 102 45 SATA_ODD_D2R_C_N FUNC_TEST=TRUP
 102 45 SATA_ODD_D2R_C_P FUNC_TEST=TRUP
 49 45 SMC_ODD_DETECT FUNC_TEST=TRUP
 1 PP5V_S0 Testpoint near J4520
 5 Ground Testpoints near J4520

J4510 SATA HDD (HIGH SPEED)
 102 45 SATA_HDD_R2D_P FUNC_TEST=TRUP
 102 45 SATA_HDD_R2D_N FUNC_TEST=TRUP
 102 45 SATA_HDD_D2R_C_N FUNC_TEST=TRUP
 102 45 SATA_HDD_D2R_C_P FUNC_TEST=TRUP
 3 Ground Testpoints near J4510

J5520 ANALOG LCD TEMP SENSOR
 108 55 SNS_LCD_P FUNC_TEST=TRUP
 108 55 SNS_LCD_N FUNC_TEST=TRUP

J5521 AMBIENT TEMP SENSOR
 108 55 SNS_AMB_P FUNC_TEST=TRUP
 108 55 SNS_AMB_N FUNC_TEST=TRUP

J5551 ODD TEMP SENSOR
 108 55 SNS_ODD_P FUNC_TEST=TRUP
 108 55 SNS_ODD_N FUNC_TEST=TRUP

J5600 ODD FAN
 56 FAN_0_PWR_L FUNC_TEST=TRUP
 56 FAN_TACH0_L FUNC_TEST=TRUP
 56 PP12V_S0_FAN0_L FUNC_TEST=TRUP
 56 FAN_0_GND FUNC_TEST=TRUP

J5700 CPU FAN
 57 FAN_2_PWR_L FUNC_TEST=TRUP
 57 FAN_TACH2_L FUNC_TEST=TRUP
 57 PP12V_S0_FAN2_L FUNC_TEST=TRUP
 57 FAN_2_GND FUNC_TEST=TRUP

J5601 HD FAN
 56 FAN_1_PWR_L FUNC_TEST=TRUP
 56 FAN_TACH1_L FUNC_TEST=TRUP
 56 PP12V_S0_FAN1_L FUNC_TEST=TRUP
 56 FAN_1_GND FUNC_TEST=TRUP

J6601 AUDIO MICROPHONE
 66 AUD_MIC_IN1_N_CONN FUNC_TEST=TRUP
 66 GND_AUDIO_MIC1_CONN FUNC_TEST=TRUP
 66 AUD_MIC_IN1_P_CONN FUNC_TEST=TRUP
 1 Ground Testpoint near J6601

J6602 AUDIO RIGHT SPEAKER
 66 AUD_SPKR_OUTLO2R_P FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO2R_N FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO1R_P FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO1R_N FUNC_TEST=TRUP

J6603 AUDIO LEFT SPEAKER
 66 AUD_SPKR_OUTLO2L_P FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO2L_N FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO1L_P FUNC_TEST=TRUP
 66 AUD_SPKR_OUTLO1L_N FUNC_TEST=TRUP

GND 16 TR16 FUNC_TEST=TRUP
 RIN_ALLOWED_TPS=16

PP3V3_S3 2 TR16 FUNC_TEST=TRUP
 RIN_ALLOWED_TPS=2

PP5V_S3_REG 2 TR16 FUNC_TEST=TRUP
 RIN_ALLOWED_TPS=2

PP5V_S0 FUNC_TEST=TRUP
 RIN_ALLOWED_TPS=1

SYNC MASTER=MASTER		SYNC DATE=N/A	
PAGE TITLE K22/K23 ICT/FCT			
Apple Inc.		DRAWING NUMBER 051-7845	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION A.0.0	PAGE 110 OF 110
CURRENT DESIGN SHEET		SHEET	