

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

D7 MLB

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2012-01-12

LAST_MODIFIED=Thu Jan 12 10:24:09 2012

Page	Contents	Sync	Date
1	Table of Contents	K70_MLB	11/30/2011
2	System Block Diagram	K70_MLB	11/30/2011
3	Power Block Diagram	D7_NICK	01/03/2012
4	BOM Configuration	D7_NICK	12/13/2011
5	DEBUG LEDS	K70_MLB	11/30/2011
6	Power Connectors/Aliases	D7_NICK	01/11/2012
7	Holes/PD parts	K70_MLB	11/30/2011
8	Unused Signal Aliases	K70_MLB	11/30/2011
9	Signal Aliases	K70_MLB	11/30/2011
10	CPU DMI/PEG/FDI/RSVD	K70_MLB	11/30/2011
11	CPU CLOCK/MISC/JTAG	K70_MLB	11/30/2011
12	CPU DDR3 INTERFACES	K70_MLB	11/30/2011
13	CPU POWER	K70_MLB	11/30/2011
14	CPU GROUNDS	K70_MLB	11/30/2011
15	STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU	D7_TONY	01/11/2012
16	CPU NON-GFX DECOUPLING	K70_MLB	11/30/2011
17	GFX DECOUPLING & PCH PWR ALIAS	K70_MLB	11/30/2011
18	PCH SATA/PCIE/CLK/LPC/SPI	K70_MLB	11/30/2011
19	PCH DMI/FDI/GRAPHICS	K70_MLB	11/30/2011
20	PCH PCI/USB	K70_MLB	11/30/2011
21	PCH MISC	D7_TONY	01/11/2012
22	PCH POWER	K70_MLB	11/30/2011
23	PCH GROUNDS	K70_MLB	11/30/2011
24	PCH DECOUPLING	K70_MLB	11/30/2011
25	CPU and PCH XDP	K70_MLB	11/30/2011
26	CHIPSET SUPPORT	K70_MLB	11/30/2011
27	USB HUB	D7_NICK	12/13/2011
28	CPU Memory S3 Support	K70_MLB	11/30/2011
29	DDR3 SO-DIMM Connector A	K70_MLB	11/30/2011
30	DDR3 SO-DIMM Connector B	K70_MLB	11/30/2011
31	DDR3 ALIASES AND BITSWAPS	K70_MLB	11/30/2011
32	DDR3/FRAMEBUF VREF MARGINING	K70_MLB	11/30/2011
33	AIRPORT/BT	D7_NICK	12/13/2011
34	Thunderbolt Host (1 of 2)	D7_DOUG	01/11/2012
35	Thunderbolt Host (2 of 2)	D7_DOUG	01/11/2012
36	Thunderbolt Power Support	D7_DOUG	01/11/2012
37	ETHERNET PHY (CAESAR IV)	D7_NICK	01/12/2012
38	Ethernet Support & Connector	D7_NICK	01/12/2012
39	SD READER CONNECTOR	D7_NICK	01/12/2012
40	Camera Controller	D7_TONY	01/11/2012
41	SATA Connectors	D7_NICK	12/16/2011
42	EXTERNAL USB PORTS A & B	D7_NICK	01/04/2012
43	EXTERNAL USB PORTS C & D	D7_NICK	01/04/2012
44	SMC	D7_DOUG	01/11/2012
45	SMC Support	D7_DOUG	01/11/2012
46	SPI and Debug Connector	D7_NICK	12/13/2011
47	SMBus Connections	D7_DOUG	01/03/2012
48	I and V Sense(Production)	D7_DOUG	01/06/2012

Page	Contents	Sync	Date
49	I and V Sense(Development)	K70_MLB	11/30/2011
50	Temperature Sensors	D7_DOUG	12/13/2011
51	System Fan	K70_MLB	11/30/2011
52	AUDIO: CODEC/REGULATORS	D7_BRECKE	01/03/2012
53	AUDIO: HEADPHONE AMP	D7_BRECKE	01/03/2012
54	AUDIO: LEFT SPKR AMP	D7_BRECKE	01/03/2012
55	AUDIO: RIGHT SPKR AMP	D7_BRECKE	01/03/2012
56	AUDIO: Jack, Mikey, CHS Switch	D7_BRECKE	01/03/2012
57	Audio: Spkr/Mic Conn.	D7_BRECKE	01/03/2012
58	AUDIO: Detects/Grounding	D7_BRECKE	01/03/2012
59	AUDIO: Speaker ID	D7_BRECKE	01/03/2012
60	PM Regulator Enables	D7_NICK	12/13/2011
61	PM Power Good	D7_NICK	12/13/2011
62	VReg CPU Core/AXG Cntl	D7_NICK	01/04/2012
63	VReg CPU Core Phases	D7_NICK	01/04/2012
64	VReg CPU AXG Phases	D7_NICK	01/04/2012
65	VReg CPU/PCH 1.05V S0	D7_NICK	01/04/2012
66	VReg CPU VccSA S0	D7_NICK	01/04/2012
67	VReg 3.3V S5/S5V S4	D7_NICK	01/04/2012
68	VReg VDDQ and 1.8V S0	D7_NICK	01/04/2012
69	VReg G3Hot	D7_NICK	01/04/2012
70	FET-Controlled S0 and S4	D7_NICK	01/04/2012
71	KEPLER PCI-E	D7_TONY	01/10/2012
72	KEPLER CORE/FB POWER	D7_TONY	01/10/2012
73	KEPLER FRAME BUFFER I/F	D7_TONY	01/10/2012
74	1V05 GPU POWER SUPPLY	D7_NICK	01/03/2012
75	GDDR5 Frame Buffer A	D7_TONY	12/13/2011
76	GDDR5 Frame Buffer B	D7_TONY	12/13/2011
77	KEPLER EDP/DP/GPIO	D7_TONY	12/13/2011
78	KEPLER GPIOs,CLK & STRAPS	D7_TONY	01/10/2012
79	KEPLER PEX PWR/GNDS	D7_TONY	01/10/2012
80	VReg GPU Core	D7_NICK	01/03/2012
81	Internal DP Support	K70_MLB	11/30/2011
82	Internal DP MUXing	D7_NICK	12/14/2011
83	TBT DDC Crossbar	D7_DOUG	12/15/2011
84	Thunderbolt Connector A	D7_DOUG	12/15/2011
85	Thunderbolt Connector B	D7_DOUG	12/15/2011
86	LCD Backlight Driver (LP8545)	D7_NICK	01/03/2012
87	K70 Rule Definitions	D7_DAVE	12/12/2011
88	DDR3 Constraints	D7_DAVE	12/12/2011
89	CPU PCIe Constraints	D7_DAVE	12/12/2011
90	PCH PCIe/DMI Constraints	D7_DAVE	12/12/2011
91	SATA/FDI/XDP Constraints	D7_DAVE	12/12/2011
92	PCH and BR Constraints	D7_DAVE	12/12/2011
93	USB/Ethernet/SD Constraints	D7_DAVE	12/12/2011
94	SMBus/Sensor Constraints	D7_DOUG	01/03/2012
95	VReg Constraints	D7_DAVE	12/12/2011
96	CPU VReg Constraints	D7_DAVE	12/12/2011
97	Platform VReg Constraints	D7_DAVE	12/12/2011
98	TBT/DP Constraints	D7_NICK	12/13/2011
99	GDDR5/GPU Constraints	D7_DAVE	12/12/2011
100	BLC Constraints	D7_DAVE	12/12/2011

Schematic / PCB #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-9509	1	SCH,MLB,D7	SCH	CRITICAL	
820-3302	1	PCBF,MLB,D7	PCB	CRITICAL	

DRAWING
 TITLE=D7
 ABBREV=DRAWING
 LAST_MODIFIED=Thu Jan 12 10:24:09 2012

DRAWING TITLE		SCH, D7, MLB	
Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 100	
IV ALL RIGHTS RESERVED.			

8

7

6

5

4

3

2

1

D

D

System Block diagram can be found on Kismet

PATH: Kismet > K70/72 > Block Diagrams > K70 Block Diagram

C


C

B

B

A

A

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE System Block Diagram			
 Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	2 OF 113
		SHEET	2 OF 100

8

7

6


5

4

3

2

1



SYNC MASTER=D7 NICK		SYNC DATE=01/03/2012	
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		3 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		3 OF 100	
IV ALL RIGHTS RESERVED			

Main BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-4441	PCBA,MLB,DEV,D7	DEVELOPMENT,D7_DEVEL
639-3566	PCBA,MLB,D7,GSA,GOOD	D7_COMMON,CPU:GOOD,GPU:GSA,GS,FBA,SSD:N,EEEE:DF98
639-3668	PCBA,MLB,D7,GSB,GOOD	D7_COMMON,CPU:GOOD,GPU:GSB,GS,FBB,SSD:N,EEEE:F117
639-3567	PCBA,MLB,D7,GTX,BETTER	D7_COMMON,CPU:BETTER,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:DT42
639-3665	PCBA,MLB,D7,GTX,CTO	D7_COMMON,CPU:CTO,GPU:107GTX,FBA,FBB,SSD:Y,EEEE:F116

Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
377S0107	377S0126		ALL	USB diodes
157S0055	157S0058		ALL	Enet magnetics
376S1081	376S0975		ALL	P/NCh dual FET
341S3486	341S3487		ALL	P/NCh dual FET

Bar Code Labels / EEEE #'s

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DF98	CRITICAL	EEEE:DF98
825-7122	1	MLB LABEL,48.0X4.8	EEEE_DT42	CRITICAL	EEEE:DT42
825-7122	1	MLB LABEL,48.0X4.8	EEEE_F116	CRITICAL	EEEE:F116
825-7122	1	MLB LABEL,48.0X4.8	EEEE_F117	CRITICAL	EEEE:F117

CPU Socket

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0073	1	SOCKET,MOLEX,LGA1155,CPU-LF	U1000	CRITICAL	

CPU Socket Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0071	511S0073		ALL	TYCO SOCKET
511S0072	511S0073		ALL	FOXCONN SOCKET

BOM Groups

BOM GROUP	BOM OPTIONS
D7_COMMON	COMMON,ALTERNATE,D7_COMMON1,D7_COMMON2,D7_PROGPARTS
D7_COMMON1	XDP,RSMRST:SMC,SPEAKERID,TBTHV:P12V
D7_COMMON2	SNS_CPUCORE:3PHASE,CPUCOREDRV:ISL6612,IG:N,GPU_ROM:YES,SNS_GPUS0:K70,SNS_VDDQS3_DDR:Y
D7_PROGPARTS	SMC:PROTO1,BOOTROM:PROG,T29ROM:PROG,CIVROM:PROG,CAMROM:PROG
D7_DEVEL	XDP_CONN,LPCPLUS,VREFMRGN:EXT,BKLT_PWM,DEVEL_SENSORS,DEVEL_AUDIO
DEVEL_SENSORS	SNS_VDDQS0_GPU:Y,SNS_VDDQS3:Y,TEMPSNSDEV
D7_PRODUCTION	SNS_VDDQS0_GPU:N,SNS_VDDQS3:N,VREFMRGN:N

Add 'K70_PRODUCTION' at RevA release

VRAM BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
607-9432	K70,GDDR5,SAMSUNG	FB:BOTH_SAMSUNG
607-9435	K70,GDDR5,HYNIX	FB:BOTH_HYNIX
607-9433	K70,GDDR5,SAMSUNG_CH1	FB:CH1_SAMSUNG
607-9436	K70,GDDR5,HYNIX_CH1	FB:CH1_HYNIX
607-9434	K70,GDDR5,SAMSUNG_CH2	FB:CH2_SAMSUNG
607-9437	K70,GDDR5,HYNIX_CH2	FB:CH2_HYNIX

VRAM Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
333S0619	4	IC,SRAM,GDDR5,32MX32,1.5GHZ,G-DIE,HF	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_SAMSUNG
333S0620	4	IC,GDDR5,32MX32,1.5GHZ,VEGA 4400L,B-DIE	U8400,U8450,U8500,U8550	CRITICAL	FB:BOTH_HYNIX
333S0631	2	IC,SRAM,GDDR5,64MX32,4.2GBPS,D-DIE,HF	U8400,U8450	CRITICAL	FB:CH1_SAMSUNG
333S0630	2	IC,GDDR5,2GB,M-DIE,1708 FBGA	U8400,U8450	CRITICAL	FB:CH1_HYNIX
333S0631	2	IC,SRAM,GDDR5,64MX32,4.2GBPS,D-DIE,HF	U8500,U8550	CRITICAL	FB:CH2_SAMSUNG
333S0630	2	IC,GDDR5,2GB,M-DIE,1708 FBGA	U8500,U8550	CRITICAL	FB:CH2_HYNIX

VRAM Alternates

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
607-9435	607-9432		VRAM	GDDR5_BOTH
607-9436	607-9433	GPU:GSA	VRAM	GDDR5_CH1
607-9437	607-9434	GPU:GSB	VRAM	GDDR5_CH2

GPU Module Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
607-9433	1	K70,GDDR5,SAMSUNG_CH1	VRAM	CRITICAL	GPU:GSA
607-9434	1	K70,GDDR5,SAMSUNG_CH2	VRAM	CRITICAL	GPU:GSB

CPUs

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
337S4240	1	IVB,QC13,QS,E0,2.8G,65W,4+1,1.10,6M,LGA	CPU	CRITICAL	CPU:GOOD
337S4258	1	IVB,QC49,QS,E1,2.9G,65W,4+2,1.10,6M,LGA	CPU	CRITICAL	CPU:BETTER
337S4246	1	IVB,SROFN,FRQ,E1,3.1G,65W,4+2,1.15,8M,LGA	CPU	CRITICAL	CPU:CTO

Replace with 65W part

Programmable Parts

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
341S3493	1	IC,CR,V24.2,D7/D7I	U3690	CRITICAL	T29ROM:PROG
335S0865	1	IC,EEPROM,SERIAL,256KB,MLP8	U3690	CRITICAL	T29ROM:BLANK
335S0807	1	IC,64 MBIT SPI SERIAL FLASH	U5110	CRITICAL	BOOTROM:BLANK
341S3480	1	IC,PROGRMD,EPI ROM,K70	U5110	CRITICAL	BOOTROM:PROG
335S0862	1	IC,SERIAL FLASH,2MBIT,2.7V,REV F	U3990	CRITICAL	CIVROM:BLANK
341S3487	1	IC,ENET 1MBITFLASH,CIV,PVT,J40	U3990	CRITICAL	CIVROM:PROG
338S1098	1	IC,SMC12-A3,BLANK,D7	U4900	CRITICAL	SMC:BLANK
341S3484	1	IC,SMC,PROGRMD,PROTO1,D7	U4900	CRITICAL	SMC:PROTO1
341S3388	1	IC,SMC,PROGRMD,EVT,D7	U4900	CRITICAL	SMC:EVT
341S3389	1	IC,SMC,PROGRMD,DVT,D7	U4900	CRITICAL	SMC:DVT
341S3390	1	IC,SMC,PROGRMD,PVT,D7	U4900	CRITICAL	SMC:PVT
341S3409	1	IC,SMC,PROGRMD,PROD,D7	U4900	CRITICAL	SMC:PROD
341S3453	1	IC,CAMERA FLASH,K70/K72	U4202	CRITICAL	CAMROM:PROG
335S0852	1	IC,FLASH,SPI,1MBIT,3V3	U4202	CRITICAL	CAMROM:BLANK

Alternate: 335S0812

Alternate: 335S0854

Programmable Parts (unused)

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
335S0724	1	IC,1 MBIT SERIAL FLASH	U8701	CRITICAL	GPUROM:BLANK

SYNC MASTER=D7 NICK SYNC DATE=12/13/2011

BOM Configuration

Apple Inc.


DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 4 OF 113
SHEET: 4 OF 100


S5 Led



ALL_SYS_PWRGD Led




GPU GOOD Led




This LED is a GPIO driven from the southbridge that indicates that chipset has enumerated graphics

VIDEO ON Led




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
DEBUG LEDS			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 5 OF 113	SHEET 5 OF 100



SYNC MASTER=D7 NICK		SYNC DATE=01/11/2012	
PAGE TITLE			
Power Connectors/Aliases			
		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	6 OF 113
		SHEET	6 OF 100
		SIZE	D


CPU Heatsink

4mm Plated Holes (998-0850)




WIRELESS CARD MTG HOLES

998-4560 (Plated holes, 2.3mm inner diameter, 4.3mm pad)



GPU HEATSINK MOUNTING FEATURES (860-0988)




POGO PINS

APN: 870-1939


Rear Cover

998-4559 (Plated holes, 4mm inner diameter, 8mm pad)




USB Can holes


998-3975 (Plated slot holes, 1.10mm x 0.45mm)



SSD STANDOFF

APN: 860-1461



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
Holes/PD parts			
 Apple Inc.	DRAWING NUMBER	051-9509	SIZE
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	7 OF 113
		SHEET	7 OF 100

8	7	6	5	4	3	2	1
<p>CPU Reserved</p> <p>TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU_CFG<15..12> == TP_CPU_CFG<15..12> MAKE_BASE=TRUE</p> <p>CPU Memory</p> <p>TP_MEM_A_DO_CB<7..0> == NC_MEM_A_DO_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_A_DOS_N<8> == NC_MEM_A_DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_A_DOS_P<8> == NC_MEM_A_DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DO_CB<7..0> == NC_MEM_B_DO_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DOS_N<8> == NC_MEM_B_DOSN<8> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_MEM_B_DOS_P<8> == NC_MEM_B_DOSP<8> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_A_CLK_N<2..3> == NC_MEM_A_CLKN<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_A_CLK_P<2..3> == NC_MEM_A_CLKP<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_A_CS_L<2..3> == NC_MEM_A_CS_L<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_A_CKE<2..3> == NC_MEM_A_CKE<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_B_CLK_N<2..3> == NC_MEM_B_CLKN<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_B_CLK_P<2..3> == NC_MEM_B_CLKP<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_B_CS_L<2..3> == NC_MEM_B_CS_L<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_B_CKE<2..3> == NC_MEM_B_CKE<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_A_ODT<2..3> == NC_MEM_A_ODT<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>MEM_B_ODT<2..3> == NC_MEM_B_ODT<2..3> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH USB</p> <p>USB_PCH_4_N == NC_USB_PCH_4_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_4_P == NC_USB_PCH_4_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_5_N == NC_USB_PCH_5_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_5_P == NC_USB_PCH_5_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_6_N == NC_USB_PCH_6_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_6_P == NC_USB_PCH_6_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_11_N == NC_USB_PCH_11_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_11_P == NC_USB_PCH_11_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_12_N == NC_USB_PCH_12_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_12_P == NC_USB_PCH_12_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_13_N == NC_USB_PCH_13_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>USB_PCH_13_P == NC_USB_PCH_13_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH PLL</p> <p>PP1V05_S0_PCH_VCCAPLLDM12 == NC_PP1V05_S0_PCH_VCCAPLLDM12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05_S0_PCH_VCCAPLL_EXP == NC_PP1V05_S0_PCH_VCCAPLL_EXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05_S0_PCH_VCCAPLL_SATA == NC_PP1V05_S0_PCH_VCCAPLL_SATA MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH Clocks</p> <p>TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_TX_N<3..0> == NC_PE_TXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_TX_P<3..0> == NC_PE_TXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_RX_N<3..0> == NC_PE_RXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PE_RX_P<3..0> == NC_PE_RXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI_MIDBUS_CLK100M_N == NC_DMI_MIDBUS_CLK100M_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DMI_MIDBUS_CLK100M_P == NC_DMI_MIDBUS_CLK100M_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CLKOUT_PEG_A_N == NC_CLKOUT_PEG_A_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CLKOUT_PEG_A_P == NC_CLKOUT_PEG_A_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_CLK25M_XTALOUT == NC_PCH_CLK25M_XTALOUT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO64_CLKOUTFLEX0 == NC_PCH_GPIO64_CLKOUTFLEX0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO65_CLKOUTFLEX1 == NC_PCH_GPIO65_CLKOUTFLEX1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO66_CLKOUTFLEX2 == NC_PCH_GPIO66_CLKOUTFLEX2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO67_CLKOUTFLEX3 == NC_PCH_GPIO67_CLKOUTFLEX3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH and CPU FDI</p> <p>CPU_FDI_TX_N<7..0> == NC_CPU_FDI_TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU_FDI_TX_P<7..0> == NC_CPU_FDI_TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_RX_N<7..0> == NC_PCH_FDI_RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_RX_P<7..0> == NC_PCH_FDI_RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU_FDI_FSYNC<1..0> == NC_CPU_FDI_FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU_FDI_LSYNC<1..0> == NC_CPU_FDI_LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>CPU_FDI_INT == NC_CPU_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_FSYNC<1..0> == NC_PCH_FDI_FSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_LSYNC<1..0> == NC_PCH_FDI_LSYNC<1..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH_FDI_INT == NC_PCH_FDI_INT MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH Unused Display</p> <p>TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_AUX_N == NC_DP_IG_B_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_AUX_P == NC_DP_IG_B_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_DDC_CLK == NC_DP_IG_B_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_B_DDC_DATA == NC_DP_IG_B_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_AUX_N == NC_DP_IG_C_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_AUX_P == NC_DP_IG_C_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_STALLN == NC_SDVO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_STALLP == NC_SDVO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_INTN == NC_SDVO_INTN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SDVO_INTP == NC_SDVO_INTP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_BKLTCTL == NC_PCH_L_BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_BKLTEN == NC_PCH_L_BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_L_VDD_EN == NC_PCH_L_VDD_EN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>UNUSED GRAPHICS ALIASES</p> <p>TP_DVPCNTL_M<0..1> == NC_DVPCNTL_M<0..1> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_DVPCNTL_C<0..2> == NC_DVPCNTL_C<0..2> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_DVPCNTL_N == NC_DVPCNTL_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_DVPCNTL_P == NC_DVPCNTL_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_DVPCNTL_C<4..23> == NC_DVPCNTL_C<4..23> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_CLK_C_P == NC_HDMI_EG_CLK_C_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_CLK_C_N == NC_HDMI_EG_CLK_C_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_DDC_CLK == NC_HDMI_EG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_DDC_DATA == NC_HDMI_EG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_DATA_C_P<0..2> == NC_HDMI_EG_DATA_C_P<0..2> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>HDMI_EG_DATA_C_N<0..2> == NC_HDMI_EG_DATA_C_N<0..2> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>GPU_TDIODE_P == NC_GPU_TDIODE_P MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>GPU_TDIODE_N == NC_GPU_TDIODE_N MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>EG_LCD_PWR_EN == NC_EG_LCD_PWR_EN MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH SATA</p> <p>TP_SATA_C_R2D_CN == NC_SATA_C_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_R2D_CP == NC_SATA_C_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_D2RN == NC_SATA_C_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_C_D2RP == NC_SATA_C_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH Reserved</p> <p>TP_PCH_RESERVE_0 == NC_PCH_RESERVE_0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_1 == NC_PCH_RESERVE_1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_2 == NC_PCH_RESERVE_2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_3 == NC_PCH_RESERVE_3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_4 == NC_PCH_RESERVE_4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_5 == NC_PCH_RESERVE_5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_6 == NC_PCH_RESERVE_6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_7 == NC_PCH_RESERVE_7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_8 == NC_PCH_RESERVE_8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_9 == NC_PCH_RESERVE_9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_10 == NC_PCH_RESERVE_10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_11 == NC_PCH_RESERVE_11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_12 == NC_PCH_RESERVE_12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_13 == NC_PCH_RESERVE_13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_14 == NC_PCH_RESERVE_14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_15 == NC_PCH_RESERVE_15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_16 == NC_PCH_RESERVE_16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_17 == NC_PCH_RESERVE_17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_18 == NC_PCH_RESERVE_18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_19 == NC_PCH_RESERVE_19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_20 == NC_PCH_RESERVE_20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_21 == NC_PCH_RESERVE_21 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_22 == NC_PCH_RESERVE_22 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_23 == NC_PCH_RESERVE_23 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_24 == NC_PCH_RESERVE_24 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_25 == NC_PCH_RESERVE_25 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_26 == NC_PCH_RESERVE_26 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_27 == NC_PCH_RESERVE_27 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_RESERVE_28 == NC_PCH_RESERVE_28 MAKE_BASE=TRUE NO_TEST=TRUE</p>	<p>PCH Test Points</p> <p>TP_PCH_TP1 == NC_PCH_TP1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP2 == NC_PCH_TP2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP3 == NC_PCH_TP3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP4 == NC_PCH_TP4 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP5 == NC_PCH_TP5 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP6 == NC_PCH_TP6 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP7 == NC_PCH_TP7 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP8 == NC_PCH_TP8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP9 == NC_PCH_TP9 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP10 == NC_PCH_TP10 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP11 == NC_PCH_TP11 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP12 == NC_PCH_TP12 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP13 == NC_PCH_TP13 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP14 == NC_PCH_TP14 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP15 == NC_PCH_TP15 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP16 == NC_PCH_TP16 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP17 == NC_PCH_TP17 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP18 == NC_PCH_TP18 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP19 == NC_PCH_TP19 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_TP20 == NC_PCH_TP20 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH PCI</p> <p>TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_INIT3V3_L == NC_PCH_INIT3V3_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_LPC_DREQ0_L == NC_LPC_DREQ0_L MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PCH Miscellaneous</p> <p>TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_CLK33M_OUT2 == NC_PCI_CLK33M_OUT2 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCI_CLK33M_OUT3 == NC_PCI_CLK33M_OUT3 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PCH_GPIO8 == NC_PCH_GPIO8 MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05_S0_PCH_FDIPLL == NC_PP1V05_S0_PCH_FDIPLL MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>PP1V05_S0_PCH_VCC_A_CLK == NC_PP1V05_S0_PCH_VCC_A_CLK MAKE_BASE=TRUE NO_TEST=TRUE</p> <p>TP_PPVOUT_PCH_DCPUSBYP == NC_PPVOUT_PCH_DCPUSBYP MAKE_BASE=TRUE NO_TEST=TRUE</p>			
8	7	6	5	4	3	2	1

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

Unused Signal Aliases

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 8 OF 113

SHEET: 8 OF 100

8

7

6

5

4

3

2

1

D

D

Whistler aliases

```

09 71 PEG_D2R_N<0..15> == =PEG_D2R_N<15..0> 10
      MAKE_BASE=TRUE ==
09 71 PEG_D2R_P<0..15> == =PEG_D2R_P<15..0> 10
      MAKE_BASE=TRUE ==
09 71 PEG_R2D_C_N<0..15> == =PEG_R2D_C_N<15..0> 10
      MAKE_BASE=TRUE ==
09 71 PEG_R2D_C_P<0..15> == =PEG_R2D_C_P<15..0> 10
      MAKE_BASE=TRUE ==

```

C


C

B

B

A

A

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE Signal Aliases			
 Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	9 OF 113
		SHEET	9 OF 100

8

7

6


5

4

3

2

1



SHORT B4 & C4 TOGETHER, ROUTE AS A SINGLE 4 MIL TRACE TO R1010.1
 ROUTE B5 TO R1010.1 AS A SEPARATE 10 MIL TRACE.

OMIT TABLE
U1000
 IVY-BRIDGE
 BGA-SKT-K70
 SYM 1 OF 10

OMIT TABLE
U1000
 IVY-BRIDGE
 BGA-SKT-K70
 SYM 5 OF 10

RESERVED


TP CPU RSVD<1>	C38	RSVD_C38	RSVD_P35	P35	TP CPU RSVD<20>
TP CPU RSVD<2>	C39	RSVD_C39	RSVD_P37	P37	TP CPU RSVD<21>
TP CPU RSVD<3>	D38	RSVD_D38	RSVD_P39	P39	TP CPU RSVD<22>
TP CPU RSVD<4>	H7	RSVD_H7	RSVD_R34	R34	TP CPU RSVD<23>
TP CPU RSVD<5>	H8	RSVD_H8	RSVD_R36	R36	TP CPU RSVD<24>
TP CPU RSVD<6>	J9	RSVD_J9	RSVD_R38	R38	TP CPU RSVD<25>
TP CPU RSVD<7>	J31	RSVD_J31	RSVD_R40	R40	TP CPU RSVD<26>
TP CPU RSVD<8>	J33	RSVD_J33	RSVD_AB6	AB6	TP CPU RSVD<27>
TP CPU RSVD<9>	J34	RSVD_J34	RSVD_AB7	AB7	TP CPU RSVD<28>
TP CPU RSVD<10>	K9	RSVD_K9	RSVD_AD34	AD34	TP CPU RSVD<29>
TP CPU RSVD<11>	K31	RSVD_K31	RSVD_AD35	AD35	TP CPU RSVD<30>
TP CPU RSVD<12>	K34	RSVD_K34	RSVD_AD37	AD37	TP CPU RSVD<31>
TP CPU RSVD<13>	L9	RSVD_L9	RSVD_AE6	AE6	TP CPU RSVD<32>
TP CPU RSVD<14>	L31	RSVD_L31	RSVD_AF4	AF4	TP CPU RSVD<33>
TP CPU RSVD<15>	L33	RSVD_L33	RSVD_AG4	AG4	TP CPU RSVD<34>
TP CPU RSVD<16>	L34	RSVD_L34	RSVD_AJ11	AJ11	TP CPU RSVD<35>
NC SNS CPU THERMDN	M34	RSVD_M34 ThermDA	RSVD_AJ29	AJ29	TP CPU RSVD<36>
NO RESERVE	N33	RSVD_N33 ThermDA	RSVD_AJ30	AJ30	TP CPU RSVD<37>
NO RESERVE	N34	RSVD_N34	RSVD_AJ31	AJ31	TP CPU RSVD<38>
TP CPU RSVD<19>			RSVD_AN20	AN20	TP CPU RSVD<39>
			RSVD_AP20	AP20	TP CPU RSVD<40>
CPU CFG<0>	H36	CFG_0	RSVD_AT11	AT11	TP CPU RSVD<41>
CPU CFG<1>	J36	CFG_1	RSVD_AT14	AT14	TP CPU RSVD<42>
CPU CFG<2>	J37	CFG_2	RSVD_AU10	AU10	TP CPU RSVD<43>
CPU CFG<3>	K36	CFG_3	RSVD_AV34	AV34	TP CPU RSVD<44>
CPU CFG<4>	L36	CFG_4	RSVD_AN34	AN34	TP CPU RSVD<45>
CPU CFG<5>	N35	CFG_5	RSVD_AY10	AY10	TP CPU RSVD<46>
CPU CFG<6>	L37	CFG_6			
CPU CFG<7>	M36	CFG_7			
CPU CFG<8>	J38	CFG_8	RSVD_NCTF_AV1	AV1	TP CPU RSVD NCTF<1>
CPU CFG<9>	L35	CFG_9	RSVD_NCTF_AV2	AV2	TP CPU RSVD NCTF<2>
CPU CFG<10>	M38	CFG_10	RSVD_NCTF_AV3	AV3	TP CPU RSVD NCTF<3>
CPU CFG<11>	N36	CFG_11	RSVD_NCTF_B39	B39	TP CPU RSVD NCTF<4>
CPU CFG<12>	N38	CFG_12			
CPU CFG<13>	N39	CFG_13	NCTF_A38	A38	TP CPU NCTF<1>
CPU CFG<14>	N37	CFG_14	NCTF_C2	C2	TP CPU NCTF<2>
CPU CFG<15>	N40	CFG_15	NCTF_D1	D1	TP CPU NCTF<3>
CPU CFG<16>	G37	CFG_16	NCTF_AU40	AU40	TP CPU NCTF<4>
CPU CFG<17>	G36	CFG_17	NCTF_AW38	AW38	TP CPU NCTF<5>

CFG[1:0] Reserved config lane
 CFG[2] PCIe Static x16 lane reversal; Refer to page 15 for more info
 CFG[3] PCIe Static x4 lane reversal; Refer to page 15 for more info
 CFG[4] Reserved config lane
 CFG[6:5] PCIe bifurcation; Refer to page 15 for more info
 CFG[17:7] Reserved config lanes

INTEL SUGGESTS TO KEEP THESE TPs

(Available for workstation only)

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CPU DMI/PEG/FDI/RSVD			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

CPU CLOCK/MISC/JTAG

Apple Inc.

051-9509
4.2.0

11 OF 113
11 OF 100


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70
SYM 3 OF 10

OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70
SYM 4 OF 10

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CPU DDR3 INTERFACES			
		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 12 OF 113	SHEET 12 OF 100



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CPU POWER			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
PAGE 13 OF 113			
SHEET 13 OF 100			



OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70

SYM 8 OF 10


VSS

OMIT TABLE
U1000
IVY-BRIDGE
BGA-SKT-K70

SYM 9 OF 10

VSS

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CPU GROUNDS			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE 14 OF 113	SHEET 14 OF 100



IVB PCIe Straps configuration:
 CFG[5:6] = Sel PCIe Cfg CFG[3]=Direct/Rev for X4 CFG[2]= Direct/Rev for x16
 11 = 1x16 (default) 1 = DIR 1 = DIR
 10 = 2x8 0 = REV 0 = REV
 00 = 1x8,2x4

DP_AUXIO_EN Inversion
 Inverts PCH GPIO DP_AUXCH_ISOL to drive DP_AUXIO_EN for external DP

UNUSED clock terminations for FCIM MODE


SYNC MASTER=D7 TONY		SYNC DATE=01/11/2012	
STRAPS,PULL UPS,PULL DOWNS FOR PCH AND CPU			
DRAWING NUMBER		051-9509	
REVISION		4.2.0	
PAGE		15 OF 113	
SHEET		15 OF 100	

CPU VCORE DECOUPLING

14x 22UF,0805 INTEL RECOMMENDATION 18X 22UF 0805 (14 Inside cavity and 4 North of processor)

PLACEMENT_NOTE (C1600-C1613):


Place inside socket cavity



BULK CAPS ON CPU VREG PAGE 72

10x 10UF and 10x 1UF CAPACITORS

Place inside socket cavity




CPU VCCIO DECOUPLING

8X 22UF 0805, 6X 10UF 0805 INTEL RECOMMENDATION 9X22UF 0805,16X 0805 placeholders


PLACEMENT_NOTE (C1650-C1657):

Place under socket cavity on secondary side.




PLACEMENT_NOTE (C1660-C1665):

Place at edge of socket.




BULK CAPS ON CPU VREG PAGE 74




CPU VCCSA DECOUPLING

2x 10uF 0603. INTEL RECOMMENDATION 2X 10uF 0805




Bulk decoupling is on VCCSA reg page 75

Memory (CPU VCCDDR) DECOUPLING



PLL (CPU VCCSFR) DECOUPLING

2x 47uF, 1x 22uF 0805, 1x 10uF 0603, 1x 4.7uF 0603, 1x 2.2uF 0402, 2x 1uF 0402. INTEL RECOMMENDATION 1x 10uF 0805



BULK CAPS ON VTT REG PAGE 77




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE CPU NON-GFX DECOUPLING			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 16 OF 113	SHEET 16 OF 100

VAXG DECOUPLING

INTEL RECOMMENDATION 4X22UF 0805,3X 4.7UF

PLACEMENT_NOTE (C1704-C1709):

Place inside socket cavity



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
15281070	2	IND, WW, 10UH, 20%, 120MA, 0.36OHMS	L1730, L1740	CRITICAL	IG:Y
11380022	2	RES, MF, 1/16W, 00HM, 5, 0603, SMD, LH	L1730, L1740		IG:N

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

PAGE TITLE: **GFX DECOUPLING & PCH PWR ALIAS**

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

BRANCH:


PAGE: 17 OF 113


SHEET: 17 OF 100






SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PCH DMI/FDI/GRAPHICS			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9509	D
		REVISION	4.2.0
		PAGE	19 OF 113
		SHEET	19 OF 100







OMIT TABLE
U1800
PANTHER-POINT
 FCBGA
 (6 OF 10)

PAGE TITLE		DRAWING NUMBER		SIZE
PCH MISC		051-9509		D
Apple Inc.		REVISION		4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		21 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		21 OF 100
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				





SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PCH POWER			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	22 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	22 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PCH GROUNDS			
 Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	23 OF 113
		SHEET	23 OF 100




Power Sequencing







1V8 S0 Rails











3V3 S5 Rails




3V3 S0 Rails



1V05 S0 Rails



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE PCH DECOUPLING			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 4.2.0	PAGE 24 OF 113
		BRANCH	SHEET 24 OF 100



CPU Micro2-XDP

PCH Micro2-XDP

PCH Signals

XDP Signals

26	OUT	USB_EXT_A_OC_R_L	R2520	331	2	MF-LF	5%	XDP_DA0_USB_EXT_A_OC_L	25
26	OUT	USB_EXT_B_OC_R_L	R2521	331	2	MF-LF	5%	XDP_DA1_USB_EXT_B_OC_L	25
26	OUT	USB_EXT_C_OC_R_L	R2522	331	2	MF-LF	5%	XDP_DA2_USB_EXT_C_OC_L	25
26	OUT	USB_EXT_D_OC_R_L	R2523	331	2	MF-LF	5%	XDP_DA3_USB_EXT_D_OC_L	25
26	OUT	USB_EXT_B_OC_EHCI_R_L	R2524	331	2	MF-LF	5%	XDP_DB0_USB_EXT_B_OC_EHCI_L	25
26	OUT	USB_EXT_D_OC_EHCI_R_L	R2525	331	2	MF-LF	5%	XDP_DB1_USB_EXT_D_OC_EHCI_L	25
26	OUT	AP_PWR_EN_R	R2526	331	2	MF-LF	5%	XDP_DB2_AP_PWR_EN	25
26	OUT	SDCONN_STATE_CHANGE_R	R2527	331	2	MF-LF	5%	XDP_DB3_SDCONN_STATE_CHANGE	25
26	OUT	TBT_CIO_PLUG_EVENT_R	R2528	331	2	MF-LF	5%	XDP_FC1_TBT_CIO_PLUG_EVENT	25
26	OUT	ISOLATE_CPU_MEM_R_L	R2529	331	2	MF-LF	5%	XDP_DC0_ISOLATE_CPU_MEM_L	25
26	OUT	GPU_GOOD_R	R2530	331	2	MF-LF	5%	XDP_DC1_GPU_GOOD	25
26	OUT	DP_AUXCH_ISOL_R	R2531	331	2	MF-LF	5%	XDP_DC2_DP_AUXCH_ISOL	25
26	OUT	SATARDVR_EN_R	R2532	331	2	MF-LF	5%	XDP_DC3_SATARDVR_EN	25
26	OUT	DP_GPU_TBT_SEL_R	R2533	331	2	MF-LF	5%	XDP_DD0_DP_GPU_TBT_SEL	25
26	OUT	JTAG_TBT_TCK_R	R2534	331	2	MF-LF	5%	XDP_DD1_JTAG_TBT_TCK	25
26	OUT	AUD_IPHS_SWITCH_EN_PCH_R	R2535	331	2	MF-LF	5%	XDP_DD2_AUD_IPHS_SWITCH_EN_PCH	25
26	OUT	ENET_LOW_PWR_PCH_R	R2536	331	2	MF-LF	5%	XDP_DD3_ENET_LOW_PWR_PCH	25
26	OUT	XDP_PIN03	R2537	331	2	MF-LF	5%	XDP_FC0_PCH_GPIO15	25


PCH/XDP Signal Isolation Notes:

- USB OC#'s not isolated, avoid USB port overcurrent events while using PCH XDP.
- Unused GPIOs 0 & 15 not isolated.
- MXM GOOD not isolated as only LED is affected.
- For isolated GPIOs:
 - 'Output' non-XDP signals require pulls.
 - 'Output' PCH/XDP signals require pulls.


If PCH XDP not implemented, all of R2524-R2537 can be replaced with aliases. Otherwise these R's must be stuffed even in production so that PCH pins connect to appropriate non-XDP signals on PCB. R2524-R2537 should be placed where signal path needs to split between route from PCH to J2550 and path to non-XDP signal destination.

CPU and PCH XDP		
Apple Inc.	DRAWING NUMBER	051-9509
	REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
PAGE	25	OF 113
SHEET	25	OF 100


System 25MHz Clock Generator




PCH 25MHz Clock




RTC Power Sources




GPIO Isolation to prevent glitches on critical core well GPIOs




PCH RTC Crystal




Clock series termination




Platform Reset Connections



Reset Button



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
CHIPSET SUPPORT			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		26 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 100	
IV ALL RIGHTS RESERVED			



SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
USB HUB			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	27 OF 113
		SHEET	27 OF 100



The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

MEMVTT_EN = PM_PGOOD_FET_VDDQ_S0 * PM_SLP_S3_L
 MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN
S0	0	1	1	1	CPU_MEM_RESET_L	1
1	1	0	1	1	1	1
to 2	0	0	1	1	1	0
3	0	0	0	X	1	0
4	0	0	1	X	1	0
5	0	1	1	0 (*)	1	1
6	0	1	1	1	1	1
S0	7	1	1	1	CPU_MEM_RESET_L	1


(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must de-assert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
CPU Memory S3 Support			
DRAWING NUMBER		SIZE	
051-9509		D	
REVISION		BRANCH	
4.2.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
28 OF 113		28 OF 100	



SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE DDR3 SO-DIMM Connector A			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
PAGE 29 OF 113		SHEET 29 OF 100	




SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE DDR3 SO-DIMM CONNECTOR B			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IN ALL RIGHTS RESERVED.			
PAGE 31 OF 113		SHEET 30 OF 100	





AIRPORT BLUETOOTH

AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
RDS(ON)	18.4 MOHM @3.3V
LOADING	2 A (BDP)




Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

Wake from BT in G3H circuit



PAGE TITLE		SYNC DATE=12/13/2011	
AIRPORT/BT			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		051-9509	D
		REVISION	
		BRANCH	
		PAGE	35 OF 113
		SHEET	33 OF 100



NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=D7 DOUG SYNC DATE=01/11/2012

Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D


REVISION: 4.2.0

BRANCH:

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 36 OF 113 SHEET: 34 OF 100

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



EDP current / power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
PAGE TITLE Thunderbolt Host (2 of 2)			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 37 OF 113		SHEET 35 OF 100	




Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTFWRCTL
 - =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L



BOM options provided by this page:
 TBTBST:Y - Stuffs 15V boost circuitry.

Supervisor & CLKREQ# Isolation



TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.



SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
Thunderbolt Power Support			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	38 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	36 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below. If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY. If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor. Special Star routing needed on these pins. Decoupling on Pg 37.

D

C

B

A

D


C

B

A


=PP3V3_ENET_PHY
281mA (1000base-T max power, Caesar IV)

=PP1V2_ENET_PHY 38
396mA (1000base-T, Caesar II)



PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Avoids need for EFI to program at startup. (Required ROM size 1 Mbit)



NOTE: Pull-down on SO plus internal pull-ups on other 3 SPI pins configures ENET for the Atmel AT45DB011D (1Mbit) ROM. If a different ROM is used then the straps must change. NOTE: ENETM requires SI pull-down instead of SO.

SYNC MASTER=D7 NICK SYNC DATE=01/12/2012

PAGE TITLE

ETHERNET PHY (CAESAR IV)

Apple Inc.

DRAWING NUMBER 051-9509 SIZE D

REVISION 4.2.0


BRANCH

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


PAGE 39 OF 113

SHEET 37 OF 100

CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation






3.3V ENET FET

CRITICAL Q4020 NTR4101P SOT-23-HF


CAESAR IV ACTIVITY LED



CAESAR IV WAKE# ISOLATION



514-0822 CRITICAL J4000 K70-K72 F-ANG-TH



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S1092	1	NOSPET_COMP N-/P-CH,20V,3.8/2.6A	Q4030	CRITICAL	



SYNC MASTER=D7 NICK SYNC DATE=01/12/2012


Ethernet Support & Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	40 OF 113	SHEET	38 OF 100


SD CARD 3.3V OVERCURRENT PROTECTION CHIP




516-0249

SD CARD CONNECTOR

J4100
SD-CARD-K70-K72
F-ANG-TH




SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=D7 NICK		SYNC DATE=01/12/2012	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


USB CAMERA CONTROLLER





Camera/ALS/DMIC connector



PP1V2_S0_CAMERA Vreg



SERIAL FLASH





PAGE TITLE		
Camera Controller		
Apple Inc.	DRAWING NUMBER	051-9509
	REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	BRANCH	
II NOT TO REPRODUCE OR COPY IT	PAGE	42 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	SHEET	40 OF 100
IV ALL RIGHTS RESERVED		

HDD CONNECTORS



HDD Out-of-Band Temperature Sensing

Temperature read from SATA power connector pin 11




GUMSTICK2 CONNECTOR


SATA Activity LED



SYNC MASTER=D7 NICK		SYNC DATE=12/16/2011	
PAGE TITLE			
SATA Connectors			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 113
		SHEET	41 OF 100
		SIZE	D




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
EXTERNAL USB PORTS A & B			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	46 OF 113
		SHEET	42 OF 100




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
EXTERNAL USB PORTS C & D			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

U4900 LM4FSXAH5BB (1 OF 2)		U4900 LM4FSXAH5BB (2 OF 2)	
Pin	Signal	Pin	Signal
92 46 11	LPC_AD<0>	B13	LPC0AD0
92 46 11	LPC_AD<1>	A13	LPC0AD1
92 46 11	LPC_AD<2>	C12	LPC0AD2
92 46 11	LPC_AD<3>	D11	LPC0AD3
92 24	LPC_CLK33M SMC	H12	LPC0CLK
92 46 11	LPC_FRAME L	D12	LPC0FRAME*
26	SMC_LRESET L	C13	LPC0RESET*
46 11	LPC_SERIRQ	H13	LPC0SERIRQ
46 45	PM_CLKRUN L	G11	LPC0CLKRUN*
46 26 19	LPC_PWRDWN L	F13	LPC0PD*
21 15	SMC_RUNTIME SCI L	F12	LPC0SCI*
21 15	SMC_WAKE SCI L	B12	PK5
94 47	SMBUS_SMC_0_S0_SCL	E10	I2C0SCL
94 47	SMBUS_SMC_0_S0_SDA	D13	I2C0SDA
94 47	SMBUS_SMC_1_S0_SCL	M4	I2C1SCL
94 47	SMBUS_SMC_1_S0_SDA	N2	I2C1SDA
94 47	SMBUS_SMC_2_S4_SCL	N8	I2C2SCL
94 47	SMBUS_SMC_2_S4_SDA	M8	I2C2SDA
94 47	SMBUS_SMC_3_SCL	L8	I2C3SCL
94 47	SMBUS_SMC_3_SDA	K8	I2C3SDA
46	SMBUS_SMC_4_ASF_SCL	N7	I2C4SCL
46	SMBUS_SMC_4_ASF_SDA	M7	I2C4SDA
94 47	SMBUS_SMC_5_G3H_SCL	N4	I2C5SCL
94 47	SMBUS_SMC_5_G3H_SDA	N3	I2C5SDA
51	SMC_FAN_0_CTL	H11	PM6/FAN0PWM0
51	SMC_FAN_0_TACH	L13	PM7/FAN0TACH0
51	SMC_FAN_1_CTL	C11	PM6/FAN0PWM1
51	SMC_FAN_1_TACH	A12	PM7/FAN0TACH1
45	SMC_PN2	G3	PN2/FAN0PWM2
45	SMC_PN3	D10	PN3/FAN0TACH2
45	SMC_PN4	L11	PN4/FAN0PWM3
45	SMC_PN5	N12	PN5/FAN0TACH3
45	SMC_PN6	N11	PN6/FAN0PWM4
45	SMC_PN7	M11	PN7/FAN0TACH4
45	SMC_PH2	J4	PH2/FAN0PWM5
45	SMC_PH3	J2	PH3/FAN0TACH5
45 21 11	CPU_PECI	C4	PECI0RX
45	SMC_PECI L	C6	PECI0TX
45	SMC_PP0	M13	PP0/IRQ116
45	SMC_DP_HPD L	L12	PP1/IRQ117
45 30	SMC_PME_S4_WAKE L	M5	PP2/IRQ118
45	SMC_PME_S4_DARK L	J12	PP3/IRQ119
45 31	SMC_S4_WAKESRC_EN	J13	PP4/IRQ120
45	SMC_PP5	L5	PP5/IRQ121
45	SMC_PP6	D8	PP6/IRQ122
45	SMC_PP7	K6	PP7/IRQ123
45	ENET_ASF_GPIO	D4	PQ0/IRQ124
45	SMS_INT L	E4	PQ1/IRQ125
45	SMC_BC_ACOK	F5	PQ2/IRQ126
45	G3_POWERON L	N5	PQ3/IRQ127
60 45 38 28 19	PM_SLP_S3 L	N6	PQ4/IRQ128
60 45 38 19	PM_SLP_S4 L	K5	PQ5/IRQ129
60 33 19	PM_SLP_S5 L	M6	PQ6/IRQ130
45	SMC_ONOFF L	L6	PQ7/IRQ131
45	SMC_RX L	L3	U0RX
45	SMC_TX L	M1	U0TX
92 27	USB_SMC_N	E13	USB0DM
92 27	USB_SMC_P	E12	USB0DP
AIN00	E2	proj analog	SMC_ADC0
AIN01	E1	proj analog	SMC_ADC1
AIN02	F2	proj analog	SMC_ADC2
AIN03	F1	proj analog	SMC_ADC3
AIN04	B3	proj analog	SMC_ADC4
AIN05	A3	proj analog	SMC_ADC5
AIN06	B4	proj analog	SMC_ADC6
AIN07	A4	proj analog	SMC_ADC7
AIN08	B5	proj analog	SMC_ADC8
AIN09	A5	proj analog	SMC_ADC9
AIN10	B6	proj analog	SMC_ADC10
AIN11	A6	proj analog	SMC_ADC11
AIN12	C1	proj analog	SMC_ADC12
AIN13	C2	proj analog	SMC_ADC13
AIN14	B1	proj analog	SMC_ADC14
AIN15	B2	proj analog	SMC_ADC15
AIN16	G2	proj analog	SMC_ADC16
AIN17	G1	proj analog	SMC_ADC17
AIN18	H1	proj analog	SMC_ADC18
AIN19	H2	proj analog	SMC_ADC19
AIN20	B7	proj analog	SMC_ADC20
AIN21	A7	proj analog	SMC_ADC21
AIN22	B8	proj analog	SMC_ADC22
AIN23	A8	proj analog	SMC_ADC23
C0	K2	arch analog	CPU_PROCHOT L
C0+	K1	arch analog	SMC_VCCIO_CPU_DIV2
C1	L2	arch analog	SMC_S5_PWRGD VIN
PC5/C1+	L1	arch	SPI_DESCRIPTOR_OVERRIDE L
T3CCP1/PJ5/C2-	C5	arch	SMC_CPU_CAVERR L
T3CCP0/PJ4/C2+	D5	arch analog	CPU_THRMTRIP_3V3
SSI0CLK/PA2	M2	arch	SMC_PM_G2_EN
SSI0FSS/PA3	M3	arch	PM_DSW_PWRGD
SSI0RX/PA4	L4	arch	SMC_DELAYED_PWRGD
SSI0TX/PA5	N1	arch	SMC_PROCHOT
U1RX/B0	F11	arch	MOJO_RX L
U1TX/PB1	E11	arch	MOJO_TX L
T0CCP0/PB6	F4	arch pwm	SMC_SYS_LED
T0CCP1/PB7	F3	arch	SMC_GFX_THROTTLE L
SSI1RX/PF0	M9	arch	SPI_SMC_MISO
SSI1TX/PF1	N9	arch	SPI_SMC_MOSI
SSI1CLK/PF2	L10	arch	SPI_SMC_CLK
SSI1FSS/PF3	K10	arch	SPI_SMC_CS L
PF4	L9	arch	S5_PWRGD
PF5	K9	arch	SMC_PM_PCH_SYS_PWROK
WT0CCP0/PG4	K7	arch	USB_DEBUGPRT_EN L
WT0CCP1/PG5	L7	arch	SMC_GFX_OVERTEMP
WT2CCP0/PH0	K3	arch	ALL_SYS_PWRGD
WT2CCP1/PH1	K4	arch	SMC_THRMTRIP
WT3CCP0/PH4	J3	arch od	PM_PWRBTN L
WT3CCP1/PH5	H3	arch	PM_SYSRST L
WT4CCP0/PH6	H4	arch od	MEM_EVENT L
WT4CCP1/PH7	G4	proj	SMC_PH7
T1CCP0/PJ0	C9	arch	SMC_OOB1_RX L
T1CCP1/PJ1	B9	arch	SMC_OOB1_TX L
T2CCP0/PJ2	A9	proj	SMC_PJ2
T2CCP1/PJ3	C8	proj	SMC_PJ3
WT5CCP1/PM3	H10	arch	SMC_BATLOW L




SYNC MASTER=D7 DOUG		SYNC DATE=01/11/2012	
PAGE TITLE			
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
Apple		051-9509	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.2.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	49 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	44 OF 100
IV ALL RIGHTS RESERVED			




PAGE TITLE		SYNC DATE=01/11/2012	
SMC Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SHEET
50 OF 113		051-9509	D
45 OF 100		4.2.0	


SPI BootROM




LPC+SPI Connector



SPI Series Termination




SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE SPI and Debug Connector			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 51 OF 113
		SHEET	46 OF 100




SYNC MASTER=D7 DOUG		SYNC DATE=01/03/2012	
PAGE TITLE			
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	
		52 OF 113	
		SHEET	
		47 OF 100	


12V G3H AC/DC lowside sense (System total)




12V S0 GPU highside sense for GPU Core Regulator



12V S0 GPU highside sense for GPU Frame Buffer 1.5V and 1.05V Regulators(Uncore)




HDD S0 Highside sense for HDD




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
353S3597	1	INA216A4 200V/V Current Sense	U5320	

CPU Core Voltage sense and IMON amp (VC0C, IC0C)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
114S0312	1	RES,MTL FILM,1/16W,9.31K,0402	R5364	SNS_CPUCORE:3PHASE
114S0345	1	RES,MTL FILM,1/16W,21K,0402	R5364	SNS_CPUCORE:4PHASE

CPU AXG Voltage sense and IMON amp (VC0G, IC0G)



SYNC MASTER=D7 DOUG SYNC DATE=01/06/2012

I and V Sense(Production)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	53 OF 113	SHEET	48 OF 100

D

C

B


A

D


C

B

A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
35383597	1	INA216A4 200V/V Current Sense	U5420	SSD



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280080	2	CAP,0.22UF,402	C5441,C5445	SNS_VDDQS3_DDR:Y
11680004	2	RES,0 OHM,402	C5441,C5445	SNS_VDDQS3_DDR:N

SYNC MASTER=K70 MLB SYNC DATE=11/30/2011

I and V Sense (Development)

Apple Inc.


051-9509
4.2.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


54 OF 113
49 OF 100

Temperature Sensor T1: Production Bound



GPU Proximity



AC/DC Diode on supply



CPU Proximity




Note:
Internal sensor of the EMC 1414 will be used as the ambient sensor. Place U5500 at the coolest location on the MLB.


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37280186	37280185		ALL	Alternate Temp Diode

Temperature Sensor T2: Development Only



SO-DIMM Proximity




BLC Proximity



Skin



Temperature Sensor T3: LCD Remote Sensor (Dev4Now)




NOTE - Follow TI layout guide (SBOU108.pdf) for this part!!!


SYNC MASTER=D7 DOUG		SYNC DATE=12/13/2011	
Temperature Sensors			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	55 OF 113
		SHEET	50 OF 100

SMC Fan 0 (System)

Note:
 The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q5610 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q5610 is at common and the SMC sinks current when Q5610 is on.
 This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.
 Otherwise, this is simply a pass-FET.



SMC Fan 1 (Unused)



D
C
B
A

D
C
B
A

SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
System Fan			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		56 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		51 OF 100	
IV ALL RIGHTS RESERVED			

D

D

C

C

B


B

A


A

AUDIO CODEC
APPLE P/N 353S2592

PLACE C6200 AS CLOSE TO PIN 9 AS POSSIBLE
VD MUST BE LESS THAN OR EQUAL TO VL_HD




APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC



PLACE XW6110 BENEATH U6101, BETWEEN PINS 2 & 5

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12780134	12780111		C6113	THAILAND ALTERNATE

SYNC MASTER=D7 BRECE		SYNC DATE=01/03/2012	
AUDIO: CODEC/REGULATORS			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	61 OF 113
		SHEET	52 OF 100



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12780135	12780120		C6261	THAILAND ALTERNATE
12780135	12780120		C6263	THAILAND ALTERNATE
12780135	12780120		C6271	THAILAND ALTERNATE
12780135	12780120		C6273	THAILAND ALTERNATE

SYNC MASTER=D7 BRECEE SYNC DATE=01/03/2012

AUDIO: HEADPHONE AMP

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D


REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 62 OF 113 SHEET: 53 OF 100

LEFT CH SPEAKER AMP
APPLE P/N 353S3163


SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = -847 HZ (4700 PF)
FC_HP, WOOFERS = -18 HZ (0.22 UF)



EDGE RATE CONTROL ON OFF
R6304 0 OHM NOSTUFF
R6305 NOSTUFF 0 OHM

AUD_RAMP_MONO NET: HIGH = MONO OPERATION LOW = STEREO OPERATION


GAIN +9 DB +12 DB +15 DB +18 DB +24 DB
R6306 NOSTUFF 0 OHM
R6307 NOSTUFF 0 OHM
NOSTUFF 47 KOHM
NOSTUFF




SYNC MASTER=D7 BRECEE		SYNC DATE=01/03/2012	
AUDIO: LEFT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	63 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 40K NOMINAL
FC HPF, TWEETERS = -847 HZ (4700 PF)
FC_HP, WOOFERS = -18 HZ (0.22 UF)



EDGE RATE CONTROL	R6404	R6405	AUD_RAMP_MONO NET:	GAIN	R6406	R6407
ON	0 OHM	NOSTUFF	HIGH = MONO OPERATION	+9 DB	NOSTUFF	0 OHM
OFF	NOSTUFF	0 OHM	LOW = STEREO OPERATION	+12 DB	NOSTUFF	NOSTUFF
				+15 DB	0 OHM	NOSTUFF
				+18 DB	NOSTUFF	47 KOHM
				+24 DB	47 KOHM	NOSTUFF



SYNC MASTER=D7 BREECE		SYNC DATE=01/03/2012	
AUDIO: RIGHT SPKR AMP			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 113
		SHEET	55 OF 100

MIKEY RECEIVER CKT


WRITE: 0X72 READ: 0X73 APN 353S2640

I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

AUDIO JACK: HP CONNECTOR WITH MIKEY
PLACE XWS 6500 & 6501 AT J6500 PINS

PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=10.63KHZ
MIKEY 1A
APN:353S2640
MIKEY ADDRESS: WRITE=72H, READ=73H



AUDIO: Jack, Mikey, CHS Switch		DRAWING NUMBER	051-9509	SIZE	D
Apple Inc.		REVISION	4.2.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	65 OF 113		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 100		
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

8

7

6

5

4

3



2

1

SPEAKER CABLE CONNECTORS

APPLE P/N 998-4119

APPLE P/N 998-4119



D

D

C

C

B

B

A

A

SYNC MASTER=D7 BRECE		SYNC DATE=01/03/2012	
PAGE TITLE Audio: Spkr/Mic Conn.			
Apple Inc.	DRAWING NUMBER	051-9509	SIZE D
	REVISION	4.2.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 66 OF 113
			SHEET 57 OF 100

8

7

6

5


4

3

2



1

IPHS HS Detect Debounce CKT




AUDIO CONNECTOR DETECT STATES


	NOTHING	SPDIF	HEADPHONE
AUD_J1_TTYPEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV




LI Insert Detect (DETECT A)



TBT/DP Audio Enable



SYNC MASTER=D7 BRECEE		SYNC DATE=01/03/2012	
AUDIO: Detects/Grounding			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	67 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	58 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=D7 BRECE SYNC DATE=01/03/2012

AUDIO: Speaker ID

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED



PAGE: 68 OF 113

SHEET: 59 OF 100


S5 Soft Enable




S0 Enables






S4 Enables




S4 USB Enable




S3 VDDQ Enable



CPU/PCH Sequencing



GPU Sequencing



Rail definitions

Platform: All processor non-Core and non-Graphics (5 V, 3.3 V, 1.8 V 1.5 V, PCH Core/PLL/VRM)
 Uncore: VccSA, VDDQ, VccA (1.8 V), VccIO (VccSA, VccA, and VccIO must ramp within 50 ms of each other)


Notes on sequencing requirements

- Intel:
- No hard specification on platform rails
 - SMC guarantees timing on PCH DPWROK and PWROK
- NVIDIA:
- 3V3_S0 must ramp first
 - IFPA/B_IOVDD (1.8 V) can ramp simultaneously or after 3V3_S0 (unused)
 - NVDD (GPU_CORE) must ramp after IFPA/B_IOVDD
 - VDDQ must ramp after CPU_CORE
 - PEX_VDD with IFPC/D/E/P_IOVDD (1.05V) must ramp after VDDQ
 - All rails must reach their target voltages in more than 40 us


SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PAGE TITLE			
PM Regulator Enables			
DRAWING NUMBER		051-9509	
REVISION		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 100	
IV ALL RIGHTS RESERVED			

Platform and UnCore Power Good Derive SMC ALL_SYS_PWRGD

Note: GPU power goods are implicitly included because the power goods for VDDQ, DPVDDC, and GPU Core are wired-or together



PCH Power Goods



Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:

The iMac K70K72 design does not support Deep Sx modes so both DPWROK and RSMRST# signals are shorted together

Requirements:


- Power on:
 - Asserted at least 10 ms after all suspend well power is valid
- Power off or loss of AC:
 - Transition to 0.8V or less before VccSUS3_3 drops to 2.90 V
 - to allow PCH to switch suspend well to battery without excessive loading

Primary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation.

SMC de-asserts RSMRST# (PM_DSX_PWRGD) when S5_PWRGD input is asserted and SMC_S5_PWRGD_VIN input is above comparator input level of 1.5 V.


SMC asserts RSMRST# (PM_DSX_PWRGD) when SMC_S5_PWRGD_VIN input drops from 1.8 V to 1.5 V (as implemented) when 12 V S5 rail drops to 10 V.




Secondary method:

The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSX_PWRGD.

RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



PAGE TITLE		SYNC MASTER=D7 NICK		SYNC DATE=12/13/2011	
PM Power Good			DRAWING NUMBER	051-9509	SIZE
Apple Inc.			REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			PAGE	70 OF 113	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET	61 OF 100	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SYNC MASTER=D7 NICK SYNC DATE=01/04/2012

VReg CPU Core Phases

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0


BRANCH:

PAGE: 72 OF 113

SHEET: 63 OF 100

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1733	2	IC, ISL6612, FET DRV, DFN10, LF	U7230, U7250	CRITICAL	CPUCOREDRV: ISL6612



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
VReg CPU AXG Phases			
Apple Inc.		DRAWING NUMBER	051-9509
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.2.0
		PAGE	73 OF 113
		SHEET	64 OF 100

CPU VccIO/PCH (1.05V) S0 Regulator

Max avg current: ? A (design)/ 14.38 A (budget)
 Max peak current: ? A (design)/ 18.38 A (budget)
 OC trip point: ? A (min)/? A (max)
 Switching freq: 500 kHz




$$V_{out} = 0.5 * (1 + R_a / R_b)$$

SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE VReg CPU/PCH 1.05V S0			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
		REVISION 4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 74 OF 113
		SHEET	65 OF 100

CPU VccSA (0.925V) S0 Regulator

Max avg current: ? A (design)/ 1.51 A (budget)
 Max peak current: ? A (design)/ 8.76 A (budget)
 OC trip point: ? A (min)/? A (max)
 Switching freq: 500 kHz




SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE			
VReg CPU VccSA S0			
DRAWING NUMBER		SIZE	
051-9509		D	
REVISION		BRANCH	
4.2.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
75 OF 113		66 OF 100	

3.3V S5 Regulator

Max avg current: 6 A (design)/ 4.85 A (budget)
 Max peak current: ? A (design)/ 6.6 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 350 kHz

5V S4 Regulator

Max avg current: 10 A (design)/ 6.08 A (budget)
 Max peak current: ? A (design)/ 6.9 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 350 kHz



BURSTMODE_EN_L	Vreg Mode
0	PWM
1	DCM

SYNC MASTER=D7 NICK SYNC DATE=01/04/2012

VReg 3.3V S5/5V S4

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D


REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 76 OF 113
 SHEET: 67 OF 100


VDDQ (1.5V) S3 Regulator

Max avg current: ? A (design)/ 8 A (budget)
 Max peak current: ? A (design)/ 17.8 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: 400 kHz



1.8V S0 Regulator


Max avg current: 3 A (design)/ 0.61 A (budget)
 Max peak current: ? A (design)/ 1.83 A (budget)
 OC trip point: ? A (nom)/? A (min)
 Switching freq: ? kHz



PAGE TITLE		DRAWING NUMBER	
VReg VDDQ and 1.8V S0		051-9509	
PAGE		REVISION	
77 OF 113		4.2.0	
SHEET		BRANCH	
68 OF 100			

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



3.425V "G3Hot" Regulator

Max avg current: ? A (design)/ 0 A (budget)
 Max peak current: ? A (design)/ 0.06 A (budget)
 Switching freq: ? kHz


12V S5 FET

Max avg current: 7.03 A (budget)
 Max peak current: 9.69 A (budget)

SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
VReg G3Hot			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: <small>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</small>		051-9509	D
		REVISION	
		4.2.0	
		PAGE	78 OF 113
		SHEET	69 OF 100

3.3V S4 FET

Max avg current: 0.85 A (budget)
Max peak current: 1.48 A (budget)




3.3V S0 FET

Max avg current: 1.7 A (budget)
Max peak current: 1.82 A (budget)


3V3 S0 SSD

Max avg current: 2.12 A (budget)
Max peak current: 3.03 A (budget)




5V S0 FET

Max avg current: 1.26 A (budget)
Max peak current: 2.08 A (budget)




5V / 3V3 S0 PGOODs




1.5V S0 FET

Max avg current: 1.27 A (budget)
Max peak current: 4.8 A (budget)



12V S0 FET

Max avg current: 14.3 A (budget)
Max peak current: 23 A (budget)



SYNC MASTER=D7 NICK		SYNC DATE=01/04/2012	
PAGE TITLE FET-Controlled S0 and S4			
Apple Inc.		DRAWING NUMBER 051-9509	SIZE D
REVISION 4.2.0		BRANCH	
PAGE 79 OF 113		SHEET 70 OF 100	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			






Page Notes

From Alliances required by this page:
- none

Signal Alliances required by this page:
(None)

Non-Signal Alliances required by this page:
(None)

Polarity swaps intended on Lanes 0, 5, 8, 9, and 11.



SYNC MASTER=D7 TONY SYNC DATE=01/10/2012

KEPLER PCI-E

Apple Inc. DRAWING NUMBER 051-9509 SIZE D

REVISION 4.2.0





NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 80 OF 113
SHEET 71 OF 100


Power aliases required by this page:
 - PFVCORE_GPU
 - PFVFBVDDQ

Signal aliases required by this page:
 (None)







Non options provided by this page:
 (None)



SYNC MASTER=D7 TONY		SYNC DATE=01/10/2012	
PAGE TITLE KEPLER CORE/FB POWER			
DRAWING NUMBER 051-9509		SIZE D	
REVISION 4.2.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 81 OF 113		SHEET 72 OF 100	



Page Notes
FROM: ALLIANCE PROVIDED BY THIS PAGE:
- MEM_INTERFACE_A
- MEM_INTERFACE_B
- FB_PLL_VDD
- FB_VREF_GEN (TEST ONLY)
- MEM_VREFC_VREFD_SWITCH




SYNCH MASTER=D7 TONY SYNCH DATE=01/10/2012

KEPLER FRAME BUFFER I/F

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER	051-9509	SIZE	D
REVISION	4.2.0	BRANCH	
PAGE	82 OF 113	SHEET	73 OF 100



GPU VDDQ SUPPLY
 VOUT = 1.5V / 1.35V
 10 A MAX OUTPUT
 F = ??? KHZ

GPIO_16 VID 1 VID 0 GPU VDDQ
 0 0 1.5 V
 1 0 1.35 V

GPU 1V05 SUPPLY
 VOUT = 1.05V
 3.43 A MAX OUTPUT
 F = 500 KHZ

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
110S0568	1	REG, MF, 3.32 OHM, 1/10W, 1.603, LF	R8311	CRITICAL	

SYNC MASTER=D7 NICK SYNC DATE=01/03/2012

1V05 GPU POWER SUPPLY

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED







PAGE: 83 OF 113
 SHEET: 74 OF 100

Page Notes





Power aliases required by this page:
- *PP1V35_GPU_FBVDD0

Signal aliases required by this page:
(NONE)

SDM options provided by this page:
(NONE)



This memory device is in Mirrored Mode.

















SYNC MASTER=D7 TONY		SYNC DATE=12/13/2011	
GDDR5 Frame Buffer A			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
84 OF 113		75 OF 100	

Page Notes

Power aliases required by this page:
- *PP1V35_GPU_FBVDD0

Signal aliases required by this page:
(NONE)

DOM options provided by this page:
(NONE)



SYNC MASTER=D7 TONY SYNC DATE=12/13/2011

GDDR5 Frame Buffer B


Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 85 OF 113 SHEET: 76 OF 100



Page Notes

Power Alliance required by this page:

- ~ PPIV05_GPU_IPFD_IOVDD
- ~ PPIV05_GPU_IPFD_PLLVDD
- ~ PPIV05_GPU_IPFEF_IOVDD
- ~ PPIV05_GPU_IPFEF_PLLVDD
- ~ PPIV05_GPU_IPFC_IOVDD
- ~ PPIV05_GPU_IPFC_PLLVDD
- ~ PPIV05_GPU_IPFB_IOVDD
- ~ PPIV05_GPU_IPFB_PLLVDD
- ~ PPIV05_GPU_IPFA_IOVDD
- ~ PPIV05_GPU_IPFA_PLLVDD

Signal Alliance required by this page:

(None)


Non options provided by this page:

- ~ JTAG_TCK
- ~ JTAG_TDI
- ~ JTAG_TDO
- ~ JTAG_TMS
- ~ JTAG_TRST
- ~ THERMTP
- ~ THERMDN

79 77 PPIV05_GPU_SP_PLLVDD = PPIV05_GPU_VID_PLLVDD

MARK_BASE=TRUE

SYNC MASTER=D7 TONY		SYNC DATE=12/13/2011	
PAGE TITLE			
KEPLER EDP/DP/GPIO			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		051-9509	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		REVISION	4.2.0
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	86 OF 113
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	77 OF 100
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8704	CRITICAL	GPU:107GTX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8704	CRITICAL	GS
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8704	CRITICAL	GPU:107EGE
118S0280	1	RES,MF,30.1k,1,1/20W,0201	R8705	CRITICAL	GPU:107GTX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8705	CRITICAL	GS
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8705	CRITICAL	GPU:107EGE
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:BOTH_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH1_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH2_SAMSUNG
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH1_HYNIX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8710	CRITICAL	FB:CH2_HYNIX
118S0175	1	RES,MF,20.0k,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_SAMSUNG
118S0105	1	RES,MF,15.0k,1,1/20W,0201	R8711	CRITICAL	FB:BOTH_HYNIX
118S0013	1	RES,MF,10.0k,1,1/20W,0201	R8711	CRITICAL	FB:CH1_SAMSUNG
118S0013	1	RES,MF,10.0k,1,1/20W,0201	R8711	CRITICAL	FB:CH2_SAMSUNG
118S0230	1	RES,MF,24.9k,1,1/20W,0201	R8711	CRITICAL	FB:CH1_HYNIX
118S0230	1	RES,MF,24.9k,1,1/20W,0201	R8711	CRITICAL	FB:CH2_HYNIX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8714	CRITICAL	GPU:107GTX
118S0409	1	RES,MF,4.99k,1,1/20W,0201	R8714	CRITICAL	GS
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8714	CRITICAL	GPU:107EGE
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8715	CRITICAL	GPU:107GTX
998-3824	1	RES,MF,NOSTUFF,1,1/20W,0201	R8715	CRITICAL	GS
118S0105	1	RES,MF,15.0k,1,1/20W,0201	R8715	CRITICAL	GPU:107EGE

SYNC MASTER=D7 TONY SYNC DATE=01/10/2012

KEPLER GPIOs, CLK & STRAPS


Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 87 OF 113 SHEET: 78 OF 100



Page Notes

Power planes required by this page:


- PP1V05_GPU_PEX
- PP1V05_GPU_PEX_PLL
- PP1V05_GPU_PEX_PLLH

Signal planes required by this page:

(None)

Non-optimal provided by this page:


(None)




SYNC MASTER=D7 TONY		SYNC DATE=01/10/2012	
PAGE TITLE			
KEPLER PEX PWR/GNDS			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	88 OF 113
		SHEET	79 OF 100
		SIZE	D

GPU Core S0 Regulator


Max avg current: ? A (design)? A (budget)
 Max peak current: ? A (design)? A (budget)
 OC trip point: ? A (nom)? A (min)
 Switching freq: 290 kHz




Straps & VID inputs




GPU Core compensation and feedback




GPU Core voltage sense input




Power goods



GPU Core Phases



GPU Core Output Decoupling



PAGE TITLE		SYNC DATE=01/03/2012	
VReg GPU Core		DRAWING NUMBER	SIZE
Apple Inc.		051-9509	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		4.2.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		89 OF 113	
IV ALL RIGHTS RESERVED		SHEET	
		80 OF 100	

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A


A

Internal DP Connector



Backlight Control

U9000 output Y2 is a non-inverted, delayed version of input A
The delay applies only on a L->H transition on A. This guarantees video is valid before the backlight is enabled.
On a H->L transition of A, Y2 follows with standard logic propagation delay. This ensures the backlight is off immediately after loss of video
Y1 is simply an inverted version of A, with no delay






SYNC MASTER=K70 MLB		SYNC DATE=11/30/2011	
PAGE TITLE Internal DP Support			
Apple Inc.	DRAWING NUMBER	051-9509	
	REVISION	4.2.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			91 OF 113
		SHEET	81 OF 100

TP to DP aliases


34	TP DP TBTSRC ML CP<0>	==	DP TBTSRC ML P<0>	82 98
34	TP DP TBTSRC ML CN<0>	==	DP TBTSRC ML N<0>	82 98
34	TP DP TBTSRC ML CP<1>	==	DP TBTSRC ML P<1>	82 98
34	TP DP TBTSRC ML CN<1>	==	DP TBTSRC ML N<1>	82 98
34	TP DP TBTSRC AUXCH CP	==	DP TBTSRC AUXCH P	82 98
34	TP DP TBTSRC AUXCH CN	==	DP TBTSRC AUXCH N	82 98

NC aliases

34	TP DP TBTSRC ML CP<2>	==	NC DP TBTSRC ML P<2>	82 98
34	TP DP TBTSRC ML CN<2>	==	NC DP TBTSRC ML N<2>	82 98
34	TP DP TBTSRC ML CP<3>	==	NC DP TBTSRC ML P<3>	82 98
34	TP DP TBTSRC ML CN<3>	==	NC DP TBTSRC ML N<3>	82 98
77	DP INT EG ML P<2>	==	NC DP INT EG ML P<2>	82 98
77	DP INT EG ML N<2>	==	NC DP INT EG ML N<2>	82 98
77	DP INT EG ML P<3>	==	NC DP INT EG ML P<3>	82 98
77	DP INT EG ML N<3>	==	NC DP INT EG ML N<3>	82 98



SYNC MASTER=D7 NICK		SYNC DATE=12/14/2011	
Internal DP MUXing			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	82 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Dual-Port Host DDC Crossbar

SYNC MASTER=D7 DOUG		SYNC DATE=12/15/2011	
PAGE TITLE			
TBT DDC Crossbar			
		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	93 OF 113
		SHEET	83 OF 100

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.


	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7V)



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11480338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9410,R9413		TBTHV:P12V
11480338	2	RES,MTL,FILM,1/16W,17.8K,1,0402,SMD,LF	R9411,R9414		TBTHV:P12V


	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)




NOTE: Polarity Swapped for layout!

NOTE: Polarity Swapped for layout!

NOTE: Polarity Swapped for layout!



Thunderbolt Connector A



NOTE: Polarity Swapped for layout!

470k R's for ESD protection on AC-coupled signals.


DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=D7 DOUG		SYNC DATE=12/15/2011	
Thunderbolt Connector A			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	94 OF 113
		SHEET	84 OF 100

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




Thunderbolt Connector B



For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9610,R9613		TBTHV:P12V
114S0338	2	RES,MTL FILM,1/16W,17.8K,1,0402,SMD,LF	R9611,R9614		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=D7 DOUG SYNC DATE=12/15/2011

Thunderbolt Connector B


Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 96 OF 113
SHEET: 85 OF 100



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S0745	138S0743		BLC_CAP	BLC Output Cap

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S1592	152S1591		L9700	BLC Switch Inductor
371S0648	371S0694		D9700	BLC Switch Diode

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1054	376S1022		Q9700	BLC Switch FET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S3665	1	IC,LP8545,LED BKL CTRL,LLP24,80	U9700	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1071	376S1073		ALL	Short Protection FET

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S0845	376S1067		Q9702	BLC Inrush FET

SYNC MASTER=D7 NICK SYNC DATE=01/03/2012

LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

BRANCH:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

PAGE: 97 OF 113

SHEET: 86 OF 100

IV ALL RIGHTS RESERVED

K70 Board Specific Physical and Spacing Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM	NO_TYPE, BGA	MM	16.2

General Physical Rule Definitions

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	0.1 MM	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
34_OHM_SE	*	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
34_OHM_SE	TOP,BOTTOM	Y	0.215 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
39_OHM_SE	*	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
39_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
42_OHM_SE	*	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
42_OHM_SE	TOP,BOTTOM	Y	0.145 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	*	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
45_OHM_SE	TOP,BOTTOM	Y	0.138 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	*	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	*	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD
55_OHM_SE	TOP,BOTTOM	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
68_OHM_DIFF	*	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM
68_OHM_DIFF	TOP,BOTTOM	Y	0.180 MM	0.085 MM	=STANDARD	0.140 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM
80_OHM_DIFF	TOP,BOTTOM	Y	0.135 MM	0.085 MM	=STANDARD	0.160 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM
85_OHM_DIFF	TOP,BOTTOM	Y	0.125 MM	0.085 MM	=STANDARD	0.190 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM
90_OHM_DIFF	TOP,BOTTOM	Y	0.111 MM	0.085 MM	=STANDARD	0.200 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM
100_OHM_DIFF	TOP,BOTTOM	Y	0.089 MM	0.085 MM	=STANDARD	0.220 MM	0.1 MM

General Spacing Definitions

Default

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?

Fixed and Dielectric

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?
1X_DIELECTRIC	*	0.076 MM	?
1X_DIELECTRIC	TOP,BOTTOM	0.071 MM	?

BGA

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BGA_P1MM	*	=STANDARD	?

Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
GND_P2MM	*	=2:1_SPACING	1000
PWR_P2MM	*	=2:1_SPACING	1100


BGA Area Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM

Board Stack-up

Finished board thickness: 1.58 mm

-----	Top	Signal	0.5 oz (Cu plated)
=====		Prepreg	0.071 mm
-----	2	Plane	1 oz
=====		Prepreg	0.076 mm
-----	3	Signal	0.5 oz
=====		Prepreg	0.435 mm
-----	4	Plane	1 oz
=====		Core	0.127 mm
-----	5	Plane	1 oz
=====		Prepreg	0.435 mm
-----	6	Signal	0.5 oz
=====		Prepreg	0.076 mm
-----	2	Plane	1 oz
=====		Prepreg	0.071 mm
-----	Btm	Signal	0.5 oz (Cu plated)

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
K70 Rule Definitions			
 Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	100 OF 113
		SHEET	87 OF 100

DDR3

DDR3-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DDR_34S, DDR_39S, DDR_42S, DDR_42S_D, DDR_50S, DDR_68D.

Minimum diff spacing is 4 mil Table 3-5, Intel Doc# 473718

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row: POWER_DDR_P4MM.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows: POWER_DDR, DDR_CLK_PHY, DDR_CTRL_PHY, DDR_CMD_PHY, DDR_DQ_PHY, DDR_DQS_PHY.

DDR3 Power-specific Spacing Definitions

Table with 5 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row: POWER_DDR.

DDR3-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows: DDR_CLK_ISO, DDR_CTRL_ISO, DDR_CTRL2CTRL, DDR_CMD_ISO, DDR_CMD2CMD, DDR_DATA_ISO, DDR_DQ2DQ, DDR_DQ2DQS, DDR_BL2BL, DDR_CH2CH.

Main Segment Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 5 columns: Table, Trace Design, Iso Design, Comments. Rows: 3-2, 3-3, 3-4, 3-5.

Constraints

Clocks: CK[3:0], CK#[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row: DDR_CLK.

Control: CS#[3:0], CKE[3:0], ODT[3:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_CTRL, DDR_CTRL2CTRL.

Command: MA[15:0], RAS#, CAS#, WE# BS[2:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_CMD, DDR_CMD2CMD.

Data: DQS[7:0], DQS#[7:0], DQ[63:0]

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows: DDR_A_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR*_DQ_BYTE*, DDR_A_DQ_BYTE*, DDR_A_DQS*, DDR_B_DQ_BYTE*, DDR_B_DQS*, DDR*_DQ_BYTE*, DDR_A_DQ_BYTE*, DDR_B_DQ_BYTE*, DDR*_DQ_BYTE*.

See Note (3)

See Note (1)

See Note (3)

See Note (1)

See Note (2)

Note (1): Deliberately set DQ to DQS spacing to 3:1 to avoid adding complexity to constraints, even though it can be less. Only one rule per channel is needed by trading off a little space.

Note (2): Intel suggests 25 mil (0.65 mm) spacing for via to channel, and via to pad to two different channels. DDR3 draws about 20 mA per trace with edge rates in the 100s of ps. The main coupling mechanism is capacitive. A 0.65 mm spacing is used for power nets, which draw far more current (inductive coupling however). These rules are far too conservative. To meet these rules, the spacing must be applied to the net.

Note (3): In order for the constraints DDR*_DQ_BYTE* to =SAME to win out over DDR_(A,B)_DQ_BYTE* to DDR_(A,B)_DQ_BYTE* so that the small intra-bytelane spacing is used, the spacing rule DDR_DQ2DQ must have a weight greater than DDR_BL2BL.

DDR3

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows: Channel A (DDR_A_CLK0 to DDR_A_DOS7), Channel B (DDR_B_CLK0 to DDR_B_DOS7), Reset (DDR_S0S).

Metadata box containing: SYNC MASTER=D7 DAVE, SYNC DATE=12/12/2011, DRAWING NUMBER 051-9509, Apple Inc. logo, NOTICE OF PROPRIETARY PROPERTY, and page numbers 101 OF 113, 88 OF 100.

PCI Express/DMI

PCIe-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
PCIE_COMP	*	Y	0.305 MM	0.105 MM	=STANDARD	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE3_PHY	*	PCIE_80D
CLK_PCIE_PHY	*	PCIE_90D
COMP_PCIE_PHY	*	PCIE_COMP

PCIe and DMI Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
4-5	50	50	15	15.75	PCIe. Impedance inferred from Table 4-7.
4-7	50	50	8	15.75	DMI. Numbers based on Intel stack-up.

PCIe-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_ISO	*	=5:1_SPACING	?
COMP_PCIE_ISO	*	=4:1_SPACING	?

Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	*	*	CLK_PCIE_ISO
COMP_PCIE	*	*	COMP_PCIE_ISO
PEG_R2D	PEG_R2D	*	PEG_SAME_DIR
PEG_D2R	PEG_D2R	*	PEG_SAME_DIR
PEG_D2R	PEG_R2D	*	PEG_ALT_DIR
PEG_D2R	*	*	PEG_ISO
PEG_R2D	*	*	PEG_ISO

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PEG_SAME_DIR	*	=3.5X_DIELECTRIC	?
PEG_ALT_DIR	*	=7X_DIELECTRIC	?
PEG_ISO	*	=4:1_SPACING	?

PEG Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
4.2.1	80	80	16	15.75	PCIe Gen3. Allow looser spacing for same direction on stripline per Anil

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<15>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<15>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<15>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<15>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<15>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<15>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<15>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<15>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<14>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<14>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<14>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<14>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<14>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<14>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<14>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<14>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D P<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D N<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C P<13>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C N<13>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<13>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<13>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<13>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<13>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<12>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<12>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<12>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<12>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<12>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<12>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<12>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<12>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<11>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<11>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<11>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R P<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<11>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<11>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<10>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<10>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<10>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<10>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<10>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<10>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<10>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<10>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D P<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D N<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C P<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C N<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R P<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<9>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<9>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D P<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D N<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C P<8>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C N<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R P<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<8>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<8>

PCIe (CPU)

Electrical Constraint Set	Physical	Spacing
x16 Graphics		
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<7>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<7>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<7>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<7>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<7>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<7>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<7>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<7>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<6>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<6>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<6>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<6>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<6>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<6>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<6>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<6>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D P<5>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D N<5>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C P<5>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C N<5>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R P<5>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<5>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<5>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<5>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<4>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<4>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<4>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<4>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<4>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<4>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<4>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<4>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<3>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<3>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<3>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<3>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<3>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<3>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<3>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<3>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<2>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<2>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<2>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<2>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<2>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<2>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<2>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<2>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D P<1>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D N<1>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C P<1>
PCIE_GEN3_R2D	PCIE3_PHY	PEG_R2D C N<1>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R P<1>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R N<1>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C P<1>
PCIE_GEN3_D2R	PCIE3_PHY	PEG_D2R C N<1>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D P<0>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D N<0>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C P<0>
PCIE_GEN3_R2D_RVSD	PCIE3_PHY	PEG_R2D C N<0>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R P<0>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R N<0>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C P<0>
PCIE_GEN3_D2R_RVSD	PCIE3_PHY	PEG_D2R C N<0>
CPU PCIe Clocks		
PEG_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
PEG_REF_CLK	CLK_PCIE_PHY	CLK_PCIE
CPU PCIe Compensation		
COMP_PCIE_PHY	COMP_PCIE	CPU PEG COMP

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

CPU PCIe Constraints

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 102 OF 113 SHEET: 89 OF 100

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_PHY	*	PCIE_85D
COMP_DMI_PHY	*	50_OHM_SE

PCIE-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
PCIE_SAME_DIR	*	=3.5X_DIELECTRIC	?
PCIE_ALT_DIR	*	=7X_DIELECTRIC	?
PCIE_ISO	*	=4:1_SPACING	?

TBT x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_TBT_R2D	PCIE_TBT_R2D	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_D2R	*	PCIE_SAME_DIR
PCIE_TBT_D2R	PCIE_TBT_R2D	*	PCIE_ALT_DIR
PCIE_TBT_D2R	*	*	PCIE_ISO
PCIE_TBT_R2D	*	*	PCIE_ISO

SSD x2 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_SSD_R2D	PCIE_SSD_R2D	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_D2R	*	PCIE_SAME_DIR
PCIE_SSD_D2R	PCIE_SSD_R2D	*	PCIE_ALT_DIR
PCIE_SSD_D2R	*	*	PCIE_ISO
PCIE_SSD_R2D	*	*	PCIE_ISO

PCH x1 PCIE Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	PCIE_ISO

DMI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DMI_SAME_DIR	TOP,BOTTOM	=5X_DIELECTRIC	?
DMI_SAME_DIR	*	=4X_DIELECTRIC	?
DMI_ALT_DIR	*	=5X_DIELECTRIC	?
DMI_ISO	*	=4X_DIELECTRIC	?

DMI x4 PCIE Spacing Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DMI_N2S	DMI_N2S	*	DMI_SAME_DIR
DMI_S2N	DMI_S2N	*	DMI_SAME_DIR
DMI_N2S	DMI_S2N	*	DMI_ALT_DIR
DMI_N2S	*	*	DMI_ISO
DMI_S2N	*	*	DMI_ISO

PCIE (PCH)

Electrical Constraint Set	Physical	Spacing	
x4 Thunderbolt			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D P<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D N<3..0> 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C P<3..0> 18 34
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_TBT_R2D C N<3..0> 18 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R P<3..0> 18 24
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R N<3..0> 18 24
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C P<3..0> 34
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_TBT_D2R C N<3..0> 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	PCIE_CLK100M TBT P 18 34
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	PCIE_CLK100M TBT N 18 34
x2 SSD			
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D P<1> 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D N<1> 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C P<1> 18 41
ERR0	PCIE_GEN2_R2D_CONN_SSD	PCIE_PHY	PCIE_SSD_R2D C N<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R P<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R N<1> 18 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C P<1> 41
ERR0	PCIE_GEN2_D2R_CONN_SSD	PCIE_PHY	PCIE_SSD_D2R C N<1> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D P<0> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D N<0> 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C P<0> 18 41
ERR0	PCIE_GEN2_R2D_MUX_SSD	PCIE_PHY	PCIE_SSD_R2D C N<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R P<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R N<0> 18 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C P<0> 41
ERR0	PCIE_GEN2_D2R_MUX_SSD	PCIE_PHY	PCIE_SSD_D2R C N<0> 41
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	PCIE_CLK100M SSD P 18 41
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	PCIE_CLK100M SSD N 18 41
x1 AirPort			
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D P 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D N 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C P 18 33
ERR0	PCIE_GEN2_R2D_CONN_AP	PCIE_PHY	PCIE_AP_R2D C N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R N 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C P 18 33
ERR0	PCIE_GEN2_D2R_CONN_AP	PCIE_PHY	PCIE_AP_D2R C N 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	PCIE_CLK100M AP P 18 33
ERR0	PCIE_REF_CLK_CONN	CLK_PCIE_PHY	PCIE_CLK100M AP N 18 33
x1 Caesar IV			
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D P 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D N 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C P 18 37
ERR0	PCIE_GEN2_R2D	PCIE_PHY	PCIE_ENET_R2D C N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R P 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R N 18 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C P 37
ERR0	PCIE_GEN2_D2R	PCIE_PHY	PCIE_ENET_D2R C N 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	PCIE_CLK100M ENET P 18 37
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	PCIE_CLK100M ENET N 18 37

DMI

Electrical Constraint Set	Physical	Spacing	
DMI			
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S P<3..0> 10 19
ERR0	DMI_N2S	PCIE_PHY	DMI_N2S N<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N P<3..0> 10 19
ERR0	DMI_S2N	PCIE_PHY	DMI_S2N N<3..0> 10 19
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	DMI_CLK100M CPU P 11 18
ERR0	PCIE_REF_CLK	CLK_PCIE_PHY	DMI_CLK100M CPU N 11 18
DMI Compensation			
ERR0	COMP_DMI_PHY	COMP_PCIE	PCH DMI COMP 19

D

C

B

A

D

C

B

A

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

PCH PCIE/DMI Constaints

Apple Inc.

051-9509

4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

103 OF 113

90 OF 100

SATA

SATA-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SATA_PHY	*	SATA_90D
COMP_SATA_PHY	*	SATA_50S

SATA-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ISO	*	=6:1_SPACING	?
COMP_SATA_ISO	*	=4:1_SPACING	?

SATA Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Section	Imp	Design	Iso	Design	Comments
15.2.1	90	95	20	23.62	SATA Gen2, SATA Gen3

SATA Compensation Rules (mils)

Table	Imp	Design	Iso	Design	Comments
15-3	50	50	15	15.75	SATA Gen2, SATA Gen3

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA	*	*	SATA_ISO
COMP_SATA	*	*	COMP_SATA_ISO

FDI

FDI-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FDI_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
COMP_FDI	*	Y	0.25 MM	0.25 MM	3 MM	=STANDARD	=STANDARD
FDI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FDI_DIFF_PHY	*	FDI_85D
FDI_SE_PHY	*	FDI_50S
COMP_FDI_PHY	*	COMP_FDI

FDI-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FDI_ISO	*	=3:1_SPACING	?
COMP_FDI_ISO	*	=4:1_SPACING	?

FDI Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table	Imp	Design	Iso	Design	Comments
6-1/6-2	85	85	12	11.81	FDI main length

FDI Compensation Rules (mils)

Table	Trace	Design	Iso	Design	Comments
6-4	10	11.81	-	15.75	Using PCIe guidelines

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FDI	*	*	FDI_ISO
COMP_FDI	*	*	COMP_FDI_ISO

XDP

XDP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
XDP_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
XDP_PHY	*	XDP_55S

XDP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
XDP_ISO	*	=2:1_SPACING	?
CLK_JTAG_ISO	*	=4:1_SPACING	?

Desktop Debug Design Guide (Intel Doc# 430883)

Section	Imp	Design	Iso	Design	Comments
1.5	45-65	55	-	15.75	Isolation is for JTAG clocks. All signals default are 50 Ohm SE.

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
XDP	*	*	XDP_ISO
CLK_JTAG	*	*	CLK_JTAG_ISO

SATA

Electrical Constraint Set	Physical	Spacing		
PCH SATA Port 0 (HDD)				
E820	SATA_R2D	SATA	SATA HDD R2D P	41
E821	SATA_R2D	SATA	SATA HDD R2D N	41
E822	SATA_R2D	SATA	SATA HDD R2D C P	18 41
E823	SATA_R2D	SATA	SATA HDD R2D C N	18 41
E824	SATA_D2R	SATA	SATA HDD D2R P	18 41
E825	SATA_D2R	SATA	SATA HDD D2R N	18 41
E826	SATA_D2R	SATA	SATA HDD D2R C P	41
E827	SATA_D2R	SATA	SATA HDD D2R C N	41
PCH SATA Port 1 (SSD)				
E828	SATA_R2D_MUX_SSD	SATA	SATA SSD R2D P	41
E829	SATA_R2D_MUX_SSD	SATA	SATA SSD R2D N	41
E830	SATA_R2D_MUX_SSD	SATA	SATA SSD R2D C P	18 41
E831	SATA_R2D_MUX_SSD	SATA	SATA SSD R2D C N	18 41
E832	SATA_D2R_MUX_SSD	SATA	SATA SSD D2R P	18 41
E833	SATA_D2R_MUX_SSD	SATA	SATA SSD D2R N	18 41
E834	SATA_D2R_MUX_SSD	SATA	SATA SSD D2R C P	41
E835	SATA_D2R_MUX_SSD	SATA	SATA SSD D2R C N	41
SSD PCIe/SATA Mux Output				
E836	PCI_SATA_R2D_MUX_CONN	SATA	PCI_SATA SSD R2D P	41
E837	PCI_SATA_R2D_MUX_CONN	SATA	PCI_SATA SSD R2D N	41
E838	PCI_SATA_D2R_MUX_CONN	SATA	PCI_SATA SSD D2R P	41
E839	PCI_SATA_D2R_MUX_CONN	SATA	PCI_SATA SSD D2R N	41
PCH SATA Compensation				
E840	COMP_SATA_PHY	COMP_SATA	PCH SATA1COMP	18
E841	COMP_SATA_PHY	COMP_SATA	PCH SATA3COMP	18
E842	COMP_SATA_PHY	COMP_SATA	PCH SATA3RBIAS	18

FDI

Electrical Constraint Set	Physical	Spacing		
FDI				
E843	FDI_TX	FDI	CPU FDI TX P<7..0>	8 10
E844	FDI_TX	FDI	CPU FDI TX N<7..0>	8 10
E845	FDI_SE_PHY	FDI	CPU FDI FSYNC<1..0>	8 10
E846	FDI_SE_PHY	FDI	CPU FDI LSYNC<1..0>	8 10
E847	FDI_SE_PHY	FDI	CPU FDI_INT	8 10
FDI Compensation				
E848	COMP_FDI_PHY	COMP_FDI	CPU FDI_COMP10	10

XDP

Electrical Constraint Set	Physical	Spacing		
CPU XDP				
E849	XDP_PHY	XDP	XDP BPM L<7..0>	11 25
E850	XDP_PHY	XDP	CPU_CFG<17..0>	8 10 15 25
E851	ITP_CLK_CONN	CLK_PCIE_PHY	ITPCPU_CLK100M_P	11 15
E852	ITP_CLK_CONN	CLK_PCIE_PHY	ITPCPU_CLK100M_N	11 15
E853	ITP_CLK_CONN	CLK_PCIE_PHY	ITPXDP_CLK100M_P	15 18 25
E854	ITP_CLK_CONN	CLK_PCIE_PHY	ITPXDP_CLK100M_N	15 18 25
E855	ITP_CLK_CONN	CLK_PCIE_PHY	XDP_CPU_CLK100M_P	25
E856	ITP_CLK_CONN	CLK_PCIE_PHY	XDP_CPU_CLK100M_N	25
PCH XDP				
E857	XDP_PHY	CLK_JTAG	XDP_PCH_TCK	18 25
E858	XDP_PHY	XDP	XDP_PCH_TMS	18 25
E859	XDP_PHY	XDP	XDP_PCH_TDI	18 25
E860	XDP_PHY	XDP	XDP_PCH_TDO	18 25

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
SATA/FDI/XDP Constraints			
Apple Inc.		DRAWING NUMBER	051-9509
		REVISION	4.2.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	104 OF 113
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	91 OF 100
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

PCH

PCH-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCH_55S and CLK_PCH_55S.

PCH-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_PCH and COMP_PCH.

PCI

PCI-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_PCI_55S.

PCI-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_PCI.

LPC

LPC-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_55S and CLK_LPC_55S.

LPC-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

HDA

HDA-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_55S.

HDA-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

Crystal

Crystal-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_XTAL.

Crystal-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes XTAL.

SPI

SPI-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include SPI_50S and SPI_55S.

SPI-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPI.

PCI

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCI Clock with constraints for CLK_PCH_55S.

LPC

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include LPC Reference Clock, LPC Ref Clock Comp, LPC RTC 32K, and LPC SMC 32K.

PCH Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include PCH Reference Clock, PCH Ref Clock Comp, PCH RTC 32K, and PCH SMC 32K.

25 MHz Reference Clocks

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include 25M Reference Crystal and 25M Reference Clocks.

HDA

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include HDA constraints for HDA_BIT_CLK, HDA_RST_L, HDA_RST_R_L, HDA_SDOUT, HDA_SYNC, HDA_SYNC_R, HDA_SDINO, and AUD_SDI_R.

SPI Bootrom

Table with 3 columns: Electrical Constraint Set, Physical, Spacing. Rows include SPI ROM constraints for SPI_CLK_R, SPI_CLK, SPI_ALT_CLK, SPI_SMC_CLK, SPI_MLB_CLK, SPI_CS0_R_L, SPI_CS0_L, SPI_ALT_CS_L, SPI_SMC_CS_L, SPI_MLB_CS_L, SPI_MOSTI_R, SPI_MOSTI, SPI_ALT_MOSTI, SPI_SMC_MOSTI, SPI_MLB_MOSTI, SPI_MISO, SPI_ALT_MISO, SPI_SMC_MISO, SPI_MLB_MISO, and SPIROM_USE_MLB.

Metadata block containing: SYNC MASTER=D7 DAVE, SYNC DATE=12/12/2011, PCH and BR Constraints, Apple Inc. logo, drawing number 051-9509, revision 4.2.0, and a notice of proprietary property.

USB

USB-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include USB_85D and USB_90D.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include USB2_PHY and USB3_PHY.

USB-specific Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include USB2_ISO and USB3_ISO.

USB Min Spacing Rules (mils) (Maho Bay PDG, Intel Doc# 473718)

Table with 7 columns: Section, Imp, Design, Iso, Design, Comments. Rows include 12.2.1 and 13.3.1.

Constraints

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include USB2 and USB3.

Caesar IV (Ethernet/SD)

CIV-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include ENET_50S, ENET_100D, and SD_50S.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include ENET_COMP_PHY, ENET_DIFF_PHY, SD_PHY, and CIV_SPI.

CIV-specific Spacing Definitions Ethernet

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include ENET_DIFF_ISO, ENET_DIFF2DIFF, ENET_TRANS_ISO, and COMP_ENET_ISO.

Constraints Ethernet

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include ENET_DIFF, ENET_TRANS, COMP_ENET, and ENET_TRANS.

SD

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SD_ISO.

SD

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SD.

Camera Processor-to-Camera Sensor I/F (SMIA/MIPI)

Camera Processor's SMIA Interface Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMIA_100D.

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Row includes SMIA_DIFF_PHY.

Camera Processor's SMIA Interface Spacing Definitions

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SMIA_DIFF_ISO and SMIA_DIFF2DIFF.

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Row includes SMIA_DIFF.

USB 3.0 and USB 2.0 Trixies Muxing

Large table with columns: Electrical Constraint Set, Physical, Spacing. Rows include External Port A (J4600), External Port B (J4610), External Port C (J4700), External Port D (J4710), Camera (J3510), and PCH USB Compensation.

RMH Love

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include USB 2.0 Hub, USB 2.0 Hub Compensation, and USB 2.0 Hub Crystal.

Et tu Brute?

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include Ethernet and SD.

Camera Processor-Camera Sensor I/F

Table with columns: Electrical Constraint Set, Physical, Spacing. Rows include SMIA_DP, SPT_50S, and SMIA_PHY.

Metadata box containing SYNC MASTER=7 DAVE, SYNC DATE=12/12/2011, USB/Ethernet/SD Constraints, Apple Inc. logo, drawing number 051-9509, revision 4.2.0, and page 106 OF 113.

SMBus

SMBus-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_PHY	*	SMB_55S

SMBus-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB_ISO	*	=2x_DIELECTRIC	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SMB_ISO

Sensor

Sensor-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.085 MM

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SNS_DIFF_PHY	*	1:1_DIFFPAIR

Sensor-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE_ISO	*	=4:1_SPACING	?

Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SENSE	*	*	SENSE_ISO
SENSE	POWER	*	PWR_P2MM
SENSE	GND	*	GND_P2MM

SMBus

Electrical Constraint Set	Physical	Spacing	
SMC			
E80	SMB_PHY	SMB	SMBUS_SMC_0_S0_SCL 44 47
E81	SMB_PHY	SMB	SMBUS_SMC_0_S0_SDA 44 47
E811	SMB_PHY	SMB	SMBUS_SMC_1_S0_SCL 44 47
E812	SMB_PHY	SMB	SMBUS_SMC_1_S0_SDA 44 47
E813	SMB_PHY	SMB	SMBUS_SMC_2_S4_SCL 44 47
E814	SMB_PHY	SMB	SMBUS_SMC_2_S4_SDA 44 47
E815	SMB_PHY	SMB	SMBUS_SMC_3_SCL 44 47
E816	SMB_PHY	SMB	SMBUS_SMC_3_SDA 44 47
E817	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SCL 44 45
E818	SMB_PHY	SMB	SMBUS_SMC_5_G3H_SDA 44 45
PCH			
E84	TBT_T2C_55S	TBT_T2C	SMBUS_PCH_CLK 18 47
E87	TBT_T2C_55S	TBT_T2C	SMBUS_PCH_DATA 18 47
E88	SMB_PHY	SMB	SML_PCH_0_CLK 18 47
E84	SMB_PHY	SMB	SML_PCH_0_DATA 18 47
Display TCon			
E85	SMB_PHY	SMB	SMB_DP_TCON_SCL 47 81
E86	SMB_PHY	SMB	SMB_DP_TCON_SDA 47 81

Temperature Sense

Electrical Constraint Set	Physical	Spacing	
EMC1414-1 (Production)			
E57	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_P 50
E58	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_1_N 50
E59	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_P 50
E60	SNS_TEMP	SNS_DIFF_PHY	SNS_T1_2_N 50
E65	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_P 6 50
E66	SNS_TEMP	SNS_DIFF_PHY	SNS_ACDC_N 6 50
TMP423 (Development)			
E67	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_P 50
E68	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_1_N 50
E69	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_P 50
E70	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_2_N 50
E71	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_P 50
E72	SNS_TEMP	SNS_DIFF_PHY	SNS_SKIN_N 50
E73	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_P 50
E74	SNS_TEMP	SNS_DIFF_PHY	SNS_T2_3_N 50
HDD Out-of-Band			
E89		SENSE	SMC_HDD_OOB_TEMP
E92		SENSE	HDD_OOB_TEMP_CONN
E93		SENSE	HDD_OOB_TEMP_FILT
E94		SENSE	HDD_OOB_TEMP_R
SSD Out-of-Band			
E97		SENSE	SMC_SSD_OOB_TEMP
E98		SENSE	SMC_SSD_TEMP_CTL
E99		SENSE	SSD_OOB_TEMP

SMC

Electrical Constraint Set	Physical	Spacing	
SMC			
E11	CLK_XTAL	XTAL	SMC_XTAL 44 45
E12	CLK_XTAL	XTAL	SMC_EXTAL 44 45

Current/Voltage Sense

Electrical Constraint Set	Physical	Spacing	
Common			
E13		SENSE	GND_SMC_AVSS 44 45 48 49
12V S5 (System Total)			
E14	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_P 48
E15	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VG3H_N 48
E16		SENSE	ISNS_P12VG3H_R 48
E17		SENSE	ISNS_P12VG3H 45 48
E18		SENSE	VSNS_P12VG3H 45 48
12V S0 (GPU Core)			
E22	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_P 48
E23	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUCORE_N 48
E24		SENSE	ISNS_P12VS0_GPUCORE_R 48
E25		SENSE	ISNS_P12VS0_GPUCORE 45 48
E26		SENSE	VSNS_P12VS0_GPUCORE 45 48
HDD			
E30	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_P 48
E31	SNS_CURRENT	SNS_DIFF_PHY	SNS_HDD_N 48
E32		SENSE	ISNS_HDDS0_R 48
E33		SENSE	ISNS_HDDS0 45 48
E34		SENSE	VSNS_HDDS0 45 48
SSD			
E35	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_P 49
E36	SNS_CURRENT	SNS_DIFF_PHY	SNS_SSD_N 49
E37		SENSE	ISNS_SSDS0_R 49
E38		SENSE	ISNS_SSDS0 45 49
E39		SENSE	VSNS_SSDS0 45 49
VDDQ S3 (DDR)			
E43	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_P 49
E44	SNS_CURRENT	SNS_DIFF_PHY	SNS_VDDQS3_DDR_N 49
E45		SENSE	ISNS_VDDQS3_DDR_R 49
E46		SENSE	ISNS_VDDQS3_DDR 45 49
E47		SENSE	VSNS_VDDQS3_DDR 45 49
VDDQ S0 (GPU Uncore)			
E48	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_P 48
E49	SNS_CURRENT	SNS_DIFF_PHY	SNS_P12VS0_GPUUC_N 48
E50		SENSE	ISNS_P12VS0_GPUUC_R 48
E51		SENSE	ISNS_P12VS0_GPUUCORE 45 48
E52		SENSE	VSNS_P12VS0_GPUUCORE 45 48
CPU Core			
E53	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_P 48
E54	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUCORE_N 48
E55		SENSE	ISNS_CPUCORE_FB 48
E56		SENSE	ISNS_CPUCORE 45 48
E57		SENSE	VSNS_CPUCORE 45 48
CPU AXG			
E58	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_P 48
E59	SNS_CURRENT	SNS_DIFF_PHY	ISNS_CPUAXG_N 48
E60		SENSE	ISNS_CPUAXG_FB 48
E61		SENSE	ISNS_CPUAXG 45 48
E62		SENSE	VSNS_CPUAXG 45 48

SYNC MASTER=D7 DOUG SYNC DATE=01/03/2012

SMBus/Sensor Constraints

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 107 OF 113

SHEET: 94 OF 100

DC-DC

Power-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GND_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
GND_P5MM	*	Y	0.500 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
POWER_P3MM	*	Y	0.300 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD
POWER_P6MM	*	Y	0.600 MM	0.150 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
GND	*	GND_P5MM
GND	BGA	GND_P3MM
POWER	*	POWER_P6MM
POWER	BGA	POWER_P3MM
VR_CTL_PHY	*	POWER_P3MM
VR_CTL_PHY	BGA	STANDARD
VR_VID_PHY	*	POWER_50S

Power-specific Spacing Definitions Power and Common

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
POWER_ISO	*	=STANDARD	?
GND_ISO	*	=STANDARD	?

Constraints Power and Common

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
POWER	*	*	POWER_ISO
GND	*	*	GND_ISO

DC-DC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SWNODE_ISO	*	=8:1_SPACING	1000
SWNODE_SW2SW	*	=1:1_SPACING	?
SWNODE_SW2PWR	*	=2:1_SPACING	?
SWNODE_SW2GND	*	=2:1_SPACING	?

DC-DC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_SWITCH	*	*	SWNODE_ISO
VR_SWITCH	*	BGA	BGA_P1MM
VR_SWITCH	VR_SWITCH	*	SWNODE_SW2SW
VR_SWITCH	POWER	*	SWNODE_SW2PWR
VR_SWITCH	GND	*	SWNODE_SW2GND

DC-DC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
VR_CTL_ISO	*	=3:1_SPACING	?
VR_VID_ISO	*	=4X_DIELECTRIC	?

DC-DC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
VR_CTL	*	*	VR_CTL_ISO
VR_VID	*	*	VR_VID_ISO

VDDQ S3 (1.5V)/VTT S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
124	POWER	POWER	5V		REG V5IN U7700
Local Ground					
125	GND	GND	0V		AGND VDDQS3
VDDQ S3					
126	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE VDDQS3
127	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE VDDQS3 L
128	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT VDDQS3
129	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT VDDQS3 RC
130	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE VDDQS3
131	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE VDDQS3 R
132	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE VDDQS3
133	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER VDDQS3
134	POWER	POWER	1.5V		PPVDDQ S3 SENSE
135	VR_CTL_PHY	VR_CTL			REG VDDQS3_VDDQSNS
136	VR_CTL_PHY	VR_CTL			REG VDDQS3_VREF
137	VR_CTL_PHY	VR_CTL			REG VDDQS3_REFIN
138	VR_CTL_PHY	VR_CTL			REG VDDQS3_MODE
139	VR_CTL_PHY	VR_CTL			REG VDDQS3_TRIP
140	VR_CTL_PHY	VR_CTL			LDO_DDRVTT_S0_SNS
Output Bus					
141	POWER	POWER	1.5V		PPVDDQ S3
142	POWER_DDR	POWER_DDR	0.75V		PPDDRVT S3
143	POWER_DDR	POWER_DDR	0.75V		PPDDRVT S0
FET Switched					
144	POWER	POWER	1.5V		PP1V5 S0
Sensed					
145	POWER	POWER	1.5V		PPVDDQ S3 DDR

CPU VccIO/ PCH 1.05V S0

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
111	POWER	POWER	5V		REG VCC U7400
112	POWER	POWER	5V		REG PVCC U7400
Local Ground					
113	GND	GND	0V		AGND_P1V05S0
1.05V S0					
114	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE_P1V05S0
115	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE_P1V05S0 L
116	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT_P1V05S0
117	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT_P1V05S0 RC
118	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE_P1V05S0
119	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE_P1V05S0 R
120	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE_P1V05S0
121	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER_P1V05S0
122	VR_CTL_PHY	VR_CTL			REG_P1V05S0_OCSET
123	VR_CTL_PHY	VR_CTL			REG_P1V05S0_VO
124	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_CPU_VCCIO_P
125	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_CPU_VCCIO_N
126	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_P1V05S0_XW_P
127	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		SNS_P1V05S0_XW_N
128	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		REG_P1V05S0_FB
129	VNSNS_CPU_VCCIO	SNS_DIFF_PHY	SENSE		REG_P1V05S0_RTN
130	VR_CTL_PHY	VR_CTL			REG_P1V05S0_SREF
131	VR_CTL_PHY	VR_CTL			REG_P1V05S0_FSEL
Output Bus					
132	POWER	POWER	1.05V		PP1V05 S0
FET Switched					
133	POWER	POWER	1.05V		PP1V05_TBTL
134	POWER	POWER	1.05V		PP1V05_TBTCIO

CPU VccSA

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus					
124	POWER	POWER	5V		REG VCC U7500
125	POWER	POWER	5V		REG PVCC U7500
Local Ground					
126	GND	GND	0V		AGND_VCCSAS0
VCCIO					
127	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG PHASE_VCCSAS0
128	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT_VCCSAS0
129	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG BOOT_VCCSAS0 RC
130	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG UGATE_VCCSAS0
131	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG LGATE_VCCSAS0
132	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	REG SNUBBER_VCCSAS0
133	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_OCSET
134	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_VO
135	VNSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		SNS_CPU_VCCSA
136	VNSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		SNS_VCCSAS0_XW_P
137	VNSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		SNS_VCCSAS0_XW_N
138	VNSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		REG_VCCSAS0_FB
139	VNSNS_CPU_VCCSA	SNS_DIFF_PHY	SENSE		REG_VCCSAS0_RTN
140	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_SREF
141	VR_CTL_PHY	VR_CTL			REG_VCCSAS0_FSEL
Output Bus					
142	POWER	POWER	0.925V		PPVCCSA S0

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-9509
REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE: 108 OF 113
SHEET: 95 OF 100

CPU Core Phases

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
Input Bus						
PP12V	POWER	POWER	12V			PP12V_S0_CPUCORE_FLT 62 64
REG_VCC_U7100	POWER	POWER	5V			REG_VCC_U7100 62
Local Ground						
AGND_CPU	GND	GND	0V			AGND_CPU 62 64
Phase 1						
REG_LVCC_U7210	POWER	POWER	12V			REG_LVCC_U7210 63
REG_PWM_CPUCORE_1	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1 62 63
REG_PWM_CPUCORE_1_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_1_R 62
REG_PHASE_CPUCORE_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_1 63
REG_BOOT_CPUCORE_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_1 63
REG_BOOT_CPUCORE_1_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_1_RC 63
REG_UGATE_CPUCORE_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_1 63
REG_LGATE_CPUCORE_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUCORE_1 63
REG_SNUBBER_CPUCORE_1	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUCORE_1 63
PPCPUCORE_S0_SENSE_1	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_1 63
REG_ISENCORE_1_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_P 62 63
REG_ISENCORE_1_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_N 63
REG_ISENCORE_1_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_1_NR 62 63
Phase 2						
REG_LVCC_U7230	POWER	POWER	12V			REG_LVCC_U7230 63
REG_PWM_CPUCORE_2	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2 62 63
REG_PWM_CPUCORE_2_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_2_R 62
REG_PHASE_CPUCORE_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_2 63
REG_BOOT_CPUCORE_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_2 63
REG_BOOT_CPUCORE_2_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_2_RC 63
REG_UGATE_CPUCORE_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_2 63
REG_LGATE_CPUCORE_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUCORE_2 63
REG_SNUBBER_CPUCORE_2	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUCORE_2 63
PPCPUCORE_S0_SENSE_2	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_2 63
REG_ISENCORE_2_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_P 62 63
REG_ISENCORE_2_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_N 63
REG_ISENCORE_2_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_2_NR 62 63
Phase 3						
REG_LVCC_U7250	POWER	POWER	12V			REG_LVCC_U7250 63
REG_PWM_CPUCORE_3	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3 62 63
REG_PWM_CPUCORE_3_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUCORE_3_R 62
REG_PHASE_CPUCORE_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUCORE_3 63
REG_BOOT_CPUCORE_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUCORE_3 63
REG_BOOT_CPUCORE_3_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUCORE_3_RC 63
REG_UGATE_CPUCORE_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUCORE_3 63
REG_LGATE_CPUCORE_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUCORE_3 63
REG_SNUBBER_CPUCORE_3	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUCORE_3 63
PPCPUCORE_S0_SENSE_3	POWER	POWER	1.1V			PPCPUCORE_S0_SENSE_3 63
REG_ISENCORE_3_P	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_P 62 63
REG_ISENCORE_3_N	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_N 63
REG_ISENCORE_3_NR	ISNS_CPU_CORE	SNS_DIFF_PHY				REG_ISENCORE_3_NR 62 63

CPU AXG Phase and Core Controller

Electrical Constraint Set	Physical	Spacing	Voltage	DIDT	NO_TEST	
AXG						
REG_LVCC_U7330	POWER	POWER	12V			REG_LVCC_U7330 64
REG_PWM_CPUAXG	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG 62 64
REG_PWM_CPUAXG_R	VR_CTL_PHY	VR_CTL				REG_PWM_CPUAXG_R 62
REG_PHASE_CPUAXG	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_PHASE_CPUAXG 64
REG_BOOT_CPUAXG	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_BOOT_CPUAXG 64
REG_BOOT_CPUAXG_RC	VR_DIDT_PHY	VR_SWITCH	12V	TRUE	TRUE	REG_BOOT_CPUAXG_RC 64
REG_UGATE_CPUAXG	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_UGATE_CPUAXG 64
REG_LGATE_CPUAXG	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_LGATE_CPUAXG 64
REG_SNUBBER_CPUAXG	VR_DIDT_PHY	VR_SWITCH	12V	TRUE		REG_SNUBBER_CPUAXG 64
PPCPUAXG_S0_SENSE	POWER	POWER	1.1V			PPCPUAXG_S0_SENSE 64
REG_ISENAXG_P	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_P 64
REG_ISENAXG_N	ISNS_CPU_AXG	SNS_DIFF_PHY				REG_ISENAXG_N 64
REG_ISENAXG_PR						REG_ISENAXG_PR 62 64
REG_ISENAXG_NR						REG_ISENAXG_NR 62 64
ISL6364						
REG_CPUCORE_COMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_COMP 62
CPUCORE_COMP_RC	VR_CTL_PHY	VR_CTL				CPUCORE_COMP_RC 62
REG_CPUCORE_FB	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FB 62
CPUCORE_FB_RC	VR_CTL_PHY	VR_CTL				CPUCORE_FB_RC 62
CPUCORE_FB_R_1	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_1 62
CPUCORE_FB_R_2	VR_CTL_PHY	VR_CTL				CPUCORE_FB_R_2 62
CPUCORE_PSICOMP_RC	VR_CTL_PHY	VR_CTL				CPUCORE_PSICOMP_RC 62
REG_CPUCORE_PSICOMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_PSICOMP 62
REG_CPUCORE_HFCOMP	VR_CTL_PHY	VR_CTL				REG_CPUCORE_HFCOMP 62
SNS_CPU_VCORE_P	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_P 13 62
SNS_CPU_VCORE_N	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VCORE_N 13 62
SNS_VCORE_R_P						SNS_VCORE_R_P 62
SNS_VCORE_R_N						SNS_VCORE_R_N 62
SNS_VCORE_XW_P			1.1V			SNS_VCORE_XW_P 62
SNS_VCORE_XW_N			0V			SNS_VCORE_XW_N 62
REG_CPUCORE_VSEN						REG_CPUCORE_VSEN 62
REG_CPUCORE_RGND						REG_CPUCORE_RGND 62
REG_CPUCORE_IMON	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IMON 48 62
CPUCORE_IMON_R	VR_CTL_PHY	VR_CTL				CPUCORE_IMON_R 62
REG_CPUCORE_TM	VR_CTL_PHY	VR_CTL				REG_CPUCORE_TM 62
REG_CPUCORE_SUTH	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SUTH 62
REG_CPUCORE_NPSI	VR_CTL_PHY	VR_CTL				REG_CPUCORE_NPSI 62
REG_CPUCORE_FDVID	VR_CTL_PHY	VR_CTL				REG_CPUCORE_FDVID 62
REG_CPUCORE_IAUTO	VR_CTL_PHY	VR_CTL				REG_CPUCORE_IAUTO 62
REG_CPUCORE_SW_FREQ	VR_CTL_PHY	VR_CTL				REG_CPUCORE_SW_FREQ 62
REG_CPUCORE_RAMPADJ	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RAMPADJ 62
REG_CPUCORE_EN_PWR	VR_CTL_PHY	VR_CTL				REG_CPUCORE_EN_PWR 62
CPUCORE_EN_PWR_R	VR_CTL_PHY	VR_CTL				CPUCORE_EN_PWR_R 62
REG_CPUCORE_RSET	VR_CTL_PHY	VR_CTL				REG_CPUCORE_RSET 62
REG_CPUAXG_COMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_COMP 62
CPUAXG_COMP_RC	VR_CTL_PHY	VR_CTL				CPUAXG_COMP_RC 62
REG_CPUAXG_FB	VR_CTL_PHY	VR_CTL				REG_CPUAXG_FB 62
CPUAXG_FB_RC	VR_CTL_PHY	VR_CTL				CPUAXG_FB_RC 62
CPUAXG_FB_R_1	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_1 62
CPUAXG_FB_R_2	VR_CTL_PHY	VR_CTL				CPUAXG_FB_R_2 62
REG_CPUAXG_HFCOMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_HFCOMP 62
SNS_CPU_VAXG_P	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_P 13 62
SNS_CPU_VAXG_N	VSNS_CPU_CORE	SNS_DIFF_PHY				SNS_CPU_VAXG_N 13 62
SNS_VAXG_R_P						SNS_VAXG_R_P 62
SNS_VAXG_R_N						SNS_VAXG_R_N 62
SNS_VAXG_XW_P			1.1V			SNS_VAXG_XW_P 62
SNS_VAXG_XW_N			0V			SNS_VAXG_XW_N 62
REG_CPUAXG_VSEN						REG_CPUAXG_VSEN 62
REG_CPUAXG_RGND						REG_CPUAXG_RGND 62
REG_CPUAXG_IMON	VR_CTL_PHY	VR_CTL				REG_CPUAXG_IMON 48 62
CPUAXG_IMON_R	VR_CTL_PHY	VR_CTL				CPUAXG_IMON_R 62
REG_CPUAXG_TM	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TM 62
REG_CPUAXG_TCOMP	VR_CTL_PHY	VR_CTL				REG_CPUAXG_TCOMP 62
REG_CPUAXG_SW_FREQ	VR_CTL_PHY	VR_CTL				REG_CPUAXG_SW_FREQ 62
CPU_VIDSLK	VR_VID_PHY	VR_VID				CPU_VIDSLK 13 62
CPU_VIDSLK_R	VR_VID_PHY	VR_VID				CPU_VIDSLK_R 13
CPU_VIDALERT_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_L 13 62
CPU_VIDALERT_R_L	VR_VID_PHY	VR_VID				CPU_VIDALERT_R_L 13
CPU_VIDSOUT	VR_VID_PHY	VR_VID				CPU_VIDSOUT 13 62
CPU_VIDSOUT_R	VR_VID_PHY	VR_VID				CPU_VIDSOUT_R 13
Output Bus						
PPVCORE_S0_CPU	POWER	POWER	1.1V			PPVCORE_S0_CPU 6
PPVAXG_S0	POWER	POWER	1.1V			PPVAXG_S0 6

SYNC MASTER=D7 DAVE SYNC DATE=12/12/2011

CPU VReg Constraints

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 109 OF 113

SHEET: 96 OF 100

Thunderbolt

Thunderbolt-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBT_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
TBTDP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

Thunderbolt-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?
TBT_SPI	*	=2x_DIELECTRIC	?
TBTDP	*	=5x_DIELECTRIC	?
TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

DisplayPort

DP-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	0.08MM	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

DP-specific Spacing Definitions

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3:1_SPACING	?

Pairs should be within 100 mils of clock length.
Max length of DisplayPort traces: 12 inches

DisplayPort intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX channel intra-pair matching should be 5 ps. No relationship to other signals.

TBT IC Net Properties

Electrical Constraint Set	Physical	Spacing		
E89D	DP_85D	DISLAYPORT	DP_TBTSNK0_ML_C P<3..0> 34 77	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK0_ML_C N<3..0> 34 77	
E89D	DP_TBTSNK0_MI	DISLAYPORT	DP_TBTSNK0_ML_C N<3..0> 34	
E89D	DP_TBTSNK0_MI	DISLAYPORT	DP_TBTSNK0_ML_N<3..0> 34	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK0_AUXCH_C_P 34 71	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK0_AUXCH_C_N 34 71	
E89D	DP_TBTSNK0_AUX	DISLAYPORT	DP_TBTSNK0_AUXCH_P 34	
E89D	DP_TBTSNK0_AUX	DISLAYPORT	DP_TBTSNK0_AUXCH_N 34	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK1_ML_C P<3..0> 34 77	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK1_ML_C N<3..0> 34 77	
E89D	DP_TBTSNK1_MI	DISLAYPORT	DP_TBTSNK1_ML_P<3..0> 34	
E89D	DP_TBTSNK1_MI	DISLAYPORT	DP_TBTSNK1_ML_N<3..0> 34	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK1_AUXCH_C_P 34 71	
E89D	DP_85D	DISLAYPORT	DP_TBTSNK1_AUXCH_C_N 34 71	
E89D	DP_TBTSNK1_AUX	DISLAYPORT	DP_TBTSNK1_AUXCH_P 34	
E89D	DP_TBTSNK1_AUX	DISLAYPORT	DP_TBTSNK1_AUXCH_N 34	
E89D	DP_INTENI_TBT_MI_MIX	DISLAYPORT	DP_TBTSRC_ML_P<3..0> 82	
E89D	DP_INTENI_TBT_MI_MIX	DISLAYPORT	DP_TBTSRC_ML_N<3..0> 82	
E89D	DP_INTENI_TBT_MI_MIX	DISLAYPORT	DP_TBTSRC_ML_C P<3..0> 82	
E89D	DP_INTENI_TBT_MI_MIX	DISLAYPORT	DP_TBTSRC_ML_C N<3..0> 82	
E89D	DP_INTENI_TBT_AUX_MIX	DISLAYPORT	DP_TBTSRC_AUXCH_P 82	
E89D	DP_INTENI_TBT_AUX_MIX	DISLAYPORT	DP_TBTSRC_AUXCH_N 82	
E89D	DP_85D	DISLAYPORT	DP_TBTSRC_AUX_C_P 82	
E89D	DP_85D	DISLAYPORT	DP_TBTSRC_AUX_C_N 82	
E89D	TBT_I2C_55S	TBT_I2C	=I2C_TBTTRTR_SCL 34 47	
E89D	TBT_I2C_55S	TBT_I2C	=I2C_TBTTRTR_SDA 34 47	
E89D	TBT_SPT_CLK	TBT_SPT_55S	TBT_SPT	TBT SPI CLK 34
E89D	TBT_SPT_MOSI	TBT_SPT_55S	TBT_SPT	TBT SPI MOSI 34
E89D	TBT_SPT_MISO	TBT_SPT_55S	TBT_SPT	TBT SPI MISO 34
E89D	TBT_SPT_CS_L	TBT_SPT_55S	TBT_SPT	TBT SPI CS_L 34

*: Only used on hosts supporting T29 video-in

DisplayPort

Electrical Constraint Set	Physical	Spacing	
E89D	DP_INTENI_EG_MI_MIX	DISLAYPORT	DP_INT_EG_ML_P<1..0> 77 82
E89D	DP_INTENI_EG_MI_MIX	DISLAYPORT	DP_INT_EG_ML_N<1..0> 77 82
E89D	DP_INTENI_EG_AUX_MIX	DISLAYPORT	DP_INT_EG_AUX_P 77 82
E89D	DP_INTENI_EG_AUX_MIX	DISLAYPORT	DP_INT_EG_AUX_N 77 82
E89D	DP_85D	DISLAYPORT	DP_INT_EG_AUX_C_P 82
E89D	DP_85D	DISLAYPORT	DP_INT_EG_AUX_C_N 82
E89D	DP_85D	DISLAYPORT	DP_INTPNL_ML_C P<3..0> 81 82
E89D	DP_85D	DISLAYPORT	DP_INTPNL_ML_C N<3..0> 81 82
E89D	DP_INTENI_ML_CONN	DISLAYPORT	DP_INTPNL_ML_P<3..0> 81 82
E89D	DP_INTENI_ML_CONN	DISLAYPORT	DP_INTPNL_ML_N<3..0> 81 82
E89D	DP_INTENI_AUX_CONN	DISLAYPORT	DP_INTPNL_AUX_P 81 82
E89D	DP_INTENI_AUX_CONN	DISLAYPORT	DP_INTPNL_AUX_N 81 82
E89D	HDA	HDA	DP_INT_SPDIF_AUDIO 52 81

TBT/DP Net Properties

Electrical Constraint Set	Physical	Spacing		
E89D	TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D C P<1..0> 34 84
E89D	TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D C N<1..0> 34 84
E89D	TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D P<1..0> 84
E89D	TBT_A_R2D	TBTDP_90D	TBTDP	TBT A R2D N<1..0> 84
E89D	DP_TBTPA_ML_1	DP_85D	DISLAYPORT	DP_TBTPA_ML_C P<1> 34 84
E89D	DP_TBTPA_ML_1	DP_85D	DISLAYPORT	DP_TBTPA_ML_C N<1> 34 84
E89D	DP_TBTPA_ML_3	DP_85D	DISLAYPORT	DP_TBTPA_ML_C P<3> 34 84
E89D	DP_TBTPA_ML_3	DP_85D	DISLAYPORT	DP_TBTPA_ML_C N<3> 34 84
E89D	DP_85D	DISLAYPORT	DP_TBTPA_ML_C N<3> 84	
E89D	DP_85D	DISLAYPORT	DP_TBTPA_ML_N<1> 84	
E89D	DP_85D	DISLAYPORT	DP_TBTPA_ML_N<1> 84	
E89D	DP_85D	DISLAYPORT	DP_TBTPA_ML_P<3> 84	
E89D	DP_85D	DISLAYPORT	DP_TBTPA_ML_N<3> 84	
E89D	DP_A_LSX	DP_85D	DISLAYPORT	DP A LSX ML P<1> 84
E89D	DP_A_LSX	DP_85D	DISLAYPORT	DP A LSX ML N<1> 84
E89D	TBTDP_90D	TBTDP	TBT A D2R C P<1..0> 84	
E89D	TBTDP_90D	TBTDP	TBT A D2R C N<1..0> 84	
E89D	TBT A D2R1	TBTDP_90D	TBTDP	TBT A D2R P<1> 34 84
E89D	TBT A D2R1	TBTDP_90D	TBTDP	TBT A D2R N<1> 34 84
E89D	TBT A D2R0	TBTDP_90D	TBTDP	TBT A D2R P<0> 34 84
E89D	TBT A D2R0	TBTDP_90D	TBTDP	TBT A D2R N<0> 34 84
E89D	TBT A_AUXCH	DP_85D	DISLAYPORT	DP_TBTPA_AUXCH_C_P 34 84
E89D	TBT A_AUXCH	DP_85D	DISLAYPORT	DP_TBTPA_AUXCH_C_N 34 84
E89D	DP_85D	DISLAYPORT	DP_TBTPA_AUXCH_P 84	
E89D	DP_85D	DISLAYPORT	DP_TBTPA_AUXCH_N 84	
E89D	DP_A_AUXCH_DDC	DP_85D	DISLAYPORT	DP A AUXCH DDC P 84
E89D	DP_A_AUXCH_DDC	DP_85D	DISLAYPORT	DP A AUXCH DDC N 84
E89D	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC P 84	
E89D	TBTDP_90D	TBTDP	TBT A D2R1 AUXDDC N 84	
E89D	TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D C P<1..0> 34 85
E89D	TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D C N<1..0> 34 85
E89D	TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D P<1..0> 85
E89D	TBT_B_R2D	TBTDP_90D	TBTDP	TBT B R2D N<1..0> 85
E89D	DP_TBTPB_ML_1	DP_85D	DISLAYPORT	DP_TBTPB_ML_C P<1> 34 85
E89D	DP_TBTPB_ML_1	DP_85D	DISLAYPORT	DP_TBTPB_ML_C N<1> 34 85
E89D	DP_TBTPB_ML_3	DP_85D	DISLAYPORT	DP_TBTPB_ML_C P<3> 34 85
E89D	DP_TBTPB_ML_3	DP_85D	DISLAYPORT	DP_TBTPB_ML_C N<3> 34 85
E89D	DP_85D	DISLAYPORT	DP_TBTPB_ML_P<1> 85	
E89D	DP_85D	DISLAYPORT	DP_TBTPB_ML_N<1> 85	
E89D	DP_85D	DISLAYPORT	DP_TBTPB_ML_P<3> 85	
E89D	DP_85D	DISLAYPORT	DP_TBTPB_ML_N<3> 85	
E89D	DP_B_LSX	DP_85D	DISLAYPORT	DP B LSX ML P<1> 85
E89D	DP_B_LSX	DP_85D	DISLAYPORT	DP B LSX ML N<1> 85
E89D	TBTDP_90D	TBTDP	TBT B D2R C P<1..0> 85	
E89D	TBTDP_90D	TBTDP	TBT B D2R C N<1..0> 85	
E89D	TBT B D2R1	TBTDP_90D	TBTDP	TBT B D2R P<1> 34 85
E89D	TBT B D2R1	TBTDP_90D	TBTDP	TBT B D2R N<1> 34 85
E89D	TBT B D2R0	TBTDP_90D	TBTDP	TBT B D2R P<0> 34 85
E89D	TBT B D2R0	TBTDP_90D	TBTDP	TBT B D2R N<0> 34 85
E89D	TBT B_AUXCH	DP_85D	DISLAYPORT	DP_TBTPB_AUXCH_C_P 34 85
E89D	TBT B_AUXCH	DP_85D	DISLAYPORT	DP_TBTPB_AUXCH_C_N 34 85
E89D	DP_85D	DISLAYPORT	DP_TBTPB_AUXCH_P 85	
E89D	DP_85D	DISLAYPORT	DP_TBTPB_AUXCH_N 85	
E89D	DP_B_AUXCH_DDC	DP_85D	DISLAYPORT	DP B AUXCH DDC P 85
E89D	DP_B_AUXCH_DDC	DP_85D	DISLAYPORT	DP B AUXCH DDC N 85
E89D	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC P 85	
E89D	TBTDP_90D	TBTDP	TBT B D2R1 AUXDDC N 85	

SYNC MASTER=D7 NICK SYNC DATE=12/13/2011

TBT/DP Constraints

Apple Inc.

DRAWING NUMBER: 051-9509 SIZE: D

REVISION: 4.2.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 111 OF 113

SHEET: 98 OF 100

GDDR5

GDDR5-specific Physical Rules

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include GDDR_45S, GDDR_50S, GDDR_80D.

Physical Net Type to Rule Map

Table with 3 columns: NET_PHYSICAL_TYPE, AREA_TYPE, PHYSICAL_RULE_SET. Rows include GDDR_MA_PHY, GDDR_ADBI_PHY, GDDR_CTRL_PHY, GDDR_CLK_PHY, GDDR_DQ_PHY, GDDR_EDC_PHY, GDDR_DBI_PHY, GDDR_WCK_PHY.

Main Segment Min Spacing Rules for 4.5 Gbps or Less (AMD Doc# 49919)

Table with 6 columns: Trace-to-Trace (Micro Design, Strip Design), Isolation (Micro Design, Strip Design), Comments. Includes rules for Memory address (MA), Address dynamic bus inversion (ADBI), Control (CTRL), Data (DQ), Error detection pins (EDC), Data dynamic bus inversion (DBI), Forwarded clock (WCK).

GDDR5-specific Spacing Definitions

Two tables side-by-side defining spacing rules. Left table: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Right table: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rules include GDDR_ISO, GDDR_MA2MA, GDDR_ADBI2ADBI, GDDR_CTRL2CTRL, GDDR_CLK2CLK, GDDR_DQ2DQ, GDDR_EDC2EDC, GDDR_DBI2DBI, GDDR_WCK2WCK.

Constraints (x in {A, B}, y in {0, 1})

Table for Memory Address: Mx{y}[8:0]. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR_*_MA.

Address Dynamic Bus Inversion: ADBIxy

Table for Address Dynamic Bus Inversion: ADBIxy. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR_*_ADBI.

Control: Reset, CKExy, CSxy, WExy, RASxy, CASxy

Table for Control signals. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR_CTRL, GDDR*_*_CTRL.

Clock: CKxy

Table for Clock: CKxy. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR*_*_CLK.

Data: DQxy[31:0]

Table for Data: DQxy[31:0]. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR*_*_DQ.

Error Detection: EDCxy[3:0]

Table for Error Detection: EDCxy[3:0]. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR*_*_EDC.

Data Dynamic Bus Inversion: DDBIxy[3:0]

Table for Data Dynamic Bus Inversion: DDBIxy[3:0]. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR*_*_DBI.

Forwarded Clock: WCKxy[1:0]

Table for Forwarded Clock: WCKxy[1:0]. Columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rules for GDDR*_*_WCK.

GDDR5 Frame Buffer A

Table for GDDR5 Frame Buffer A constraints. Columns: Electrical Constraint Set, Physical, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

GPU Misc.

Table for GPU Misc constraints. Columns: Electrical Constraint Set, Physical, Spacing. Rules include GPU SMB_CLK, GPU SMB_DAT, GPU SMB_CLK_R, GPU SMB_DAT_R.

GDDR5 Frame Buffer B

Table for GDDR5 Frame Buffer B constraints. Columns: Electrical Constraint Set, Physical, Spacing. Rows include Memory Address, Address Dynamic Bus Inv, Control, Clock, Data, Error Detection, Data Dynamic Bus Inv, Forwarded Clock.

Frame Buffer Reset

Table for Frame Buffer Reset constraints. Columns: Electrical Constraint Set, Physical, Spacing. Rules include FB_A0_RESET_L, FB_A1_RESET_L, FB_B0_RESET_L, FB_B1_RESET_L.

Header information box containing: SYNC MASTER=D7 DAVE, SYNC DATE=12/12/2011, PAGE TITLE: GDDR5/GPU Constraints, DRAWING NUMBER: 051-9509, REVISION: 4.2.0, SHEET: 112 OF 113, SHEETS: 99 OF 100, and a notice of proprietary property.

Backlight Controller

BLC-specific Physical Rules

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
BLC_P6MM	*	Y	0.600 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD
BLC_P3MM	*	Y	0.300 MM	0.100 MM	3.0 MM	=STANDARD	=STANDARD

Physical Net Type to Rule Map

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
POWER_BLC	*	BLC_P6MM
POWER_BLC_RET	*	BLC_P3MM
BLC_CTL_PHY	*	BLC_P3MM

BLC-specific Spacing Definitions

BLC High Voltage Output

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_HV_ISO	*	0.45mm	1000

Constraints

BLC High Voltage Output

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_HV	BLC_CTL	*	BLC_CTL_ISO
BLC_HV	BLC_HV	*	BLC_CTL_ISO
BLC_HV	*	*	BLC_HV_ISO

BLC Baddies

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PHASE_ISO	*	=8:1_SPACING	2000
PHASE_SW2SW	*	=1:1_SPACING	?
PHASE_SW2PWR	*	=2:1_SPACING	?
PHASE_SW2GND	*	=2:1_SPACING	?

BLC Baddies

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_PHASE	*	*	PHASE_ISO
BLC_PHASE	BLC_PHASE	*	PHASE_SW2SW
BLC_PHASE	POWER	*	PHASE_SW2PWR
BLC_PHASE	GND	*	PHASE_SW2GND

BLC Control

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
BLC_CTL_ISO	*	=3:1_SPACING	?

BLC Control

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
BLC_CTL	*	*	BLC_CTL_ISO

Is it chel'oh or sel'oh?

Physical	Spacing	Voltage	DIDT	NO_TEST
Input Bus				
POWER_BLC	POWER	12V		PP12V_S0_BKLT_FUSED
POWER_BLC	POWER	12V		PP12V_S0_BKLT_FILT
POWER_BLC	POWER	12V		PP12V_S0_BKLT_PWR
POWER_BLC	POWER	12V		PP12V_S0_BKLT_PWR_R
POWER_BLC	POWER	5V		PP5V_S0_BKLT_R
POWER_BLC	POWER	3.3V		PP3V3_S0_BKLT_VDDIO_R
Local Ground				
BLC_CTL_PHY	BLC_PHASE	0V		PGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		DGND_BKLT
BLC_CTL_PHY	BLC_PHASE	0V		LGND_BKLT
Backlight				
POWER_BLC	BLC_PHASE	80V	TRUE	BKLT_PHASE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_GATE_R
BLC_CTL_PHY	BLC_PHASE	80V	TRUE	BKLT_SNUBBER
BLC_CTL_PHY	BLC_PHASE	12V	TRUE	BKLT_SW_R
BLC_CTL_PHY	BLC_CTL			BKLT_ISET
BLC_CTL_PHY	BLC_CTL			BKLT_FLT
BLC_CTL_PHY	BLC_CTL			BKLT_FLT_RC
SNS_DIFF_PHY	SENSE			BKLT_SW_P
SNS_DIFF_PHY	SENSE			BKLT_SW_N
SENSE				BKLT_FB
BLC_HV	BLC_HV	67V		BKLT_FB_XW
BLC_HV	BLC_HV	67V		BKLT_FB_R
POWER_BLC_RET	BLC_CTL			BKLT_ISEN1
POWER_BLC_RET	BLC_CTL			BKLT_ISEN2
POWER_BLC_RET	BLC_CTL			BKLT_ISEN3
POWER_BLC_RET	BLC_CTL			BKLT_ISEN4
POWER_BLC_RET	BLC_CTL			BKLT_ISEN5
POWER_BLC_RET	BLC_CTL			BKLT_ISEN6
POWER_BLC_RET	BLC_HV			BKLT_ISEN1_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN2_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN3_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN4_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN5_R
POWER_BLC_RET	BLC_HV			BKLT_ISEN6_R
POWER_BLC_RET	BLC_HV			LED_RETURN_1
POWER_BLC_RET	BLC_HV			LED_RETURN_2
POWER_BLC_RET	BLC_HV			LED_RETURN_3
POWER_BLC_RET	BLC_HV			LED_RETURN_4
POWER_BLC_RET	BLC_HV			LED_RETURN_5
POWER_BLC_RET	BLC_HV			LED_RETURN_6
Output Bus				
POWER_BLC	BLC_HV	67V		BKLT_BOOST
POWER_BLC	BLC_HV	67V		BKLT_BOOST_1
POWER_BLC	BLC_HV	67V		BKLT_BOOST_2

Cello Miscellaneous

Electrical Constraint Set	Physical	Spacing
SPI	SMB_PHY	SMB
SMB	SMB_PHY	SMB
BKLT_SCL		
BKLT_SDA		

SYNC MASTER=D7 DAVE		SYNC DATE=12/12/2011	
BLC Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		051-9509	D
		REVISION	
		4.2.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		113 OF 113	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		100 OF 100	
IV ALL RIGHTS RESERVED			