

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD	DATE
				2011-04-08

K78 MLB SCHEMATIC

04/08/11

Page	Contents	Sync	Date
1	Table of Contents	MASTER	12/13/2009
2	System Block Diagram	K21_MLB	19/01/2011
3	Power Block Diagram		11/16/2010
4	K78 BOM Variants	K21_MLB	11/16/2010
5	BOM Configuration	K21_MLB	(02/16/2010)
6	Functional Test / No Test	(K99_MLB)	06/15/2010
7	Power Aliases	K21_MLB	06/15/2010
8	Signal Aliases	K21_MLB	12/13/2010
9	CPU DMI/PEG/FDI/RSVD	K21_MLB	12/13/2010
10	CPU CLOCK/MISC/JTAG	K21_MLB	12/13/2010
11	CPU DDR3 INTERFACES	K21_MLB	12/13/2010
12	CPU POWER	K21_MLB	12/13/2010
13	CPU GROUNDS	K21_MLB	12/13/2010
14	CPU DECOUPLING-I	K21_MLB	12/13/2010
15	CPU DECOUPLING-II	K21_MLB	12/13/2010
16	PCH SATA/PCIE/CLK/LPC/SPI	K21_MLB	12/13/2010
17	PCH DMI/FDI/GRAPHICS	K21_MLB	12/13/2010
18	PCH PCI/FLASHCACHE/USB	K21_MLB	12/13/2010
19	PCH MISC	K21_MLB	12/13/2010
20	PCH POWER	K21_MLB	12/13/2010
21	PCH GROUNDS	K21_MLB	12/13/2010
22	PCH DECOUPLING	K21_MLB	12/13/2010
23	CPU & PCH XDP	K21_MLB	12/13/2010
24	USB HUBS	K21_MLB	11/30/2010
25	Clock (CK505) and Chipset Support	K21_MLB	12/13/2010
26	CPU Memory S3 Support	K21_MLB	12/13/2010
27	DDR3 DRAM CHANNEL A (0-31)	K21_MLB	12/13/2010
28	DDR3 DRAM CHANNEL A (32-63)	K21_MLB	12/13/2010
29	DDR3 DRAM CHANNEL B (0-31)	K21_MLB	12/13/2010
30	DDR3 DRAM CHANNEL B (32-63)	K21_MLB	12/13/2010
31	FSB/DDR3/FRAMBUF Vref Margining	K21_MLB	12/13/2010
32	DDR3 DRAM Channel B (32-63)	K21_MLB	12/13/2010
33	T29 Host (1 of 2)	K21_MLB	12/13/2010
34	T29 Host (2 of 2)	K21_MLB	12/13/2010
35	T29 Power Support	K21_MLB	12/13/2010
36	X21 WIRELESS CONNECTOR	K21_MLB	12/13/2010
37	SATA CONNECTOR	K21_MLB	12/13/2010
38	External USB Connectors	K21_MLB	N/A
39	LIO CONNECTORS	N/A	12/13/2010
40	SMC	K21_MLB	12/13/2010
41	SMC Support	K21_MLB	12/13/2010
42	LPC+SPI Debug Connector	K21_MLB	12/13/2010
43	SMBus Connections	K21_MLB	12/13/2010
44	Voltage & Load Side Current Sensing	K21_MLB	12/13/2010
45	High Side Current Sensing	K21_MLB	12/13/2010


Page	Contents	Sync	Date
46	Thermal Sensors	K21_MLB	12/13/2010
47	Fan	K21_MLB	12/13/2010
48	IPD / KBD Backlight	K21_MLB	12/13/2010
49	SPI ROM	K21_MLB	12/13/2010
50	AUDIO: SPEAKER AMP	K21_MLB	11/11/2010
51	DC-In & Battery Connectors	K21_MLB	11/30/2010
52	PBus Supply & Battery Charger	K21_MLB	12/13/2010
53	System Agent Supply	K21_MLB	11/30/2010
54	5V / 3.3V Power Supply	K21_MLB	12/13/2010
55	1.5V DDR3 Supply	K21_MLB	12/13/2010
56	CPU IMVP7 & AXG VCore Regulator	K21_MLB	12/13/2010
57	CPU IMVP7 & AXG VCore Output	K21_MLB	12/13/2010
58	CPU VCCIO (1.05V) Power Supply	K21_MLB	12/13/2010
59	Misc Power Supplies	K21_MLB	12/13/2010
60	Power FETs	K21_MLB	12/13/2010
61	Power Control 1/ENABLE	K21_MLB	12/13/2010
62	Internal DisplayPort Connector	K21_MLB	12/13/2010
63	DisplayPort/T29 A MUXING	K21_MLB	12/13/2010
64	DisplayPort/T29 A Connector	K21_MLB	12/13/2010
65	LCD Backlight Driver	K21_MLB	04/06/2011
66	CPU Constraints	CONSTRAINTS	04/06/2011
67	Memory Constraints	CONSTRAINTS	04/06/2011
68	PCH Constraints 1	CONSTRAINTS	04/06/2011
69	PCH Constraints 2	CONSTRAINTS	04/06/2011
70	Ethernet/FW Constraints	CONSTRAINTS	04/06/2011
71	T29 Constraints	CONSTRAINTS	04/06/2011
72	SMC Constraints	CONSTRAINTS	04/06/2011
73	Project Specific Constraints	CONSTRAINTS	04/06/2011
74	PCB Rule Definitions	CONSTRAINTS	04/06/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8871	1	SCHEM_MLB_K78	SCM	CRITICAL	
820-3024	1	PCBF_MLB_K78	PCB	CRITICAL	


PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		SCHEM,MLB,K78	
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		1 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		1 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K6 MLR		SYNC DATE=12/11/2009	
PAGE TITLE			
System Block Diagram			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	2 OF 109
		SHEET	2 OF 74

K78/K21 POWER SYSTEM ARCHITECTURE



SYNC_DATE=19/01/2011

Power Block Diagram		
	Apple Inc.	DRAWING NUMBER: 051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION: 2.5.0
		PAGE: 3 OF 109
		SHEET: 3 OF 74

BOM Variants


BOM NUMBER	BOM NAME	BOM OPTIONS
639-1808	PCBA,MLB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DK9L,DDR3:HYNIX_4GB
639-1889	PCBA,MLB,1.6GHZ,HY 4GB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DK9L,DDR3:HYNIX_4GB
639-1990	PCBA,MLB,1.6GHZ,SA 2GB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DLCT,DDR3:SAMSUNG_2GB
639-1999	PCBA,MLB,1.6GHZ,SA 4GB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DLT6,DDR3:SAMSUNG_4GB
639-1987	PCBA,MLB,1.6GHZ,MI 2GB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DLCP,DDR3:MICRON_2GB
639-1995	PCBA,MLB,1.6GHZ,EL 4GB,K78	K78_OBNPTS,CPU:1.6GHZ,EEEE:DLD1,DDR3:ELPIDA_4GB
639-1998	PCBA,MLB,1.5GHZ,HY 2GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLD4,DDR3:HYNIX_2GB
639-1991	PCBA,MLB,1.5GHZ,HY 4GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLCT,DDR3:HYNIX_4GB
639-1986	PCBA,MLB,1.5GHZ,SA 2GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLCH,DDR3:SAMSUNG_2GB
639-1985	PCBA,MLB,1.5GHZ,SA 4GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLCH,DDR3:SAMSUNG_4GB
639-1992	PCBA,MLB,1.5GHZ,MI 2GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLCH,DDR3:MICRON_2GB
639-1993	PCBA,MLB,1.5GHZ,EL 4GB,K78	K78_OBNPTS,CPU:1.5GHZ,EEEE:DLCT,DDR3:ELPIDA_4GB
639-1994	PCBA,MLB,1.4GHZ,HY 2GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLD0,DDR3:HYNIX_2GB
639-1988	PCBA,MLB,1.4GHZ,HY 4GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLQ,DDR3:HYNIX_4GB
639-1997	PCBA,MLB,1.4GHZ,SA 2GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLD3,DDR3:SAMSUNG_2GB
639-1984	PCBA,MLB,1.4GHZ,SA 4GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLCT,DDR3:SAMSUNG_4GB
639-2000	PCBA,MLB,1.4GHZ,MI 2GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLD4,DDR3:MICRON_2GB
639-1996	PCBA,MLB,1.4GHZ,EL 4GB,K78	K78_OBNPTS,CPU:1.4GHZ,EEEE:DLD2,DDR3:ELPIDA_4GB
085-2714	K78 MLB DEVELOPMENT BOM	K78_DEVEL:EMG
607-8084	OMN PTS,PCBA,MLB,K78	K78_COMMON

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-7563	1	LABEL,L10,K99	[EEEE_DK9L]	CRITICAL	EEEE:DK9L
825-7563	1	LABEL,L10,K99	[EEEE_DLCL]	CRITICAL	EEEE:DLCL
825-7563	1	LABEL,L10,K99	[EEEE_DLCM]	CRITICAL	EEEE:DLCM
825-7563	1	LABEL,L10,K99	[EEEE_DLCN]	CRITICAL	EEEE:DLCN
825-7563	1	LABEL,L10,K99	[EEEE_DLCP]	CRITICAL	EEEE:DLCP
825-7563	1	LABEL,L10,K99	[EEEE_DLQ]	CRITICAL	EEEE:DLQ
825-7563	1	LABEL,L10,K99	[EEEE_DLCR]	CRITICAL	EEEE:DLCR
825-7563	1	LABEL,L10,K99	[EEEE_DLCT]	CRITICAL	EEEE:DLCT
825-7563	1	LABEL,L10,K99	[EEEE_DLCV]	CRITICAL	EEEE:DLCV
825-7563	1	LABEL,L10,K99	[EEEE_DLCW]	CRITICAL	EEEE:DLCW
825-7563	1	LABEL,L10,K99	[EEEE_DLCY]	CRITICAL	EEEE:DLCY
825-7563	1	LABEL,L10,K99	[EEEE_DLD0]	CRITICAL	EEEE:DLD0
825-7563	1	LABEL,L10,K99	[EEEE_DLD1]	CRITICAL	EEEE:DLD1
825-7563	1	LABEL,L10,K99	[EEEE_DLD2]	CRITICAL	EEEE:DLD2
825-7563	1	LABEL,L10,K99	[EEEE_DLD3]	CRITICAL	EEEE:DLD3
825-7563	1	LABEL,L10,K99	[EEEE_DLD4]	CRITICAL	EEEE:DLD4
825-7563	1	LABEL,L10,K99	[EEEE_DLD5]	CRITICAL	EEEE:DLD5
825-7563	1	LABEL,L10,K99	[EEEE_DLD6]	CRITICAL	EEEE:DLD6

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-2714	1	K78 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-8084	1	OMN PTS,PCBA,MLB,K78	OMNPTS	CRITICAL	K78_COMMON

SYNC MASTER=K21_MLB		SYNC DATE=11/16/2010	
K78 BOM Variants			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		4 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		4 OF 74	
IV ALL RIGHTS RESERVED			

K78 BOM GROUPS

BOM GROUP	BOM OPTIONS
K78_COMMON	ALTERNATE,COMMON,K78_MISC,K78_DEBUG:ENG,K78_PROGPARTS,USBHUB_2513B,T29BST:Y,EDP
K78_MISC	PCH:B3,CPUMEM_S0,HUB1_2NONREM,HUB2_2NONREM,T29:YES,SDRVI2C:MCU,SDRV_PD,KB_BL
K78_PROGPARTS	BOOTROM_PROG,SMC_PROG,T29ROM:PROG,T29MCU:PROG
K78_DEVEL:ENG	BLT:ENG,BMON:ENG,XDP_CONN,XDP_CPU:HW,XDP_PCH,LPPLUS,VREFMGN,SDPGOOD_ISL,S0_S0_LED,VCCIO1SNS_BMG,AIRPORT1SNS_BMG,REDLNS_BMG,LCDBLTI1SNS_BMG
K78_DEVEL:PVT	LPPLUS,XDP_CONN,XDP_PCH
K78_DEBUG:ENG	DEVEL_BOM,SMC_DEBUG_YES,XDP
K78_DEBUG:PVT	DEVEL_BOM,BLTI:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGN_NOT
K78_DEBUG:PROD	BLTI:PROD,BMON:PROD,SMC_DEBUG_YES,XDP,VREFMGN_NOT,LPPLUS,VCCIO1SNS_PROD,AIRPORT1SNS_PROD,HDD1SNS_PROD,LCDBLTI1SNS_PROD
DDR3:HYNIX_2GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:HYNIX_2GB
DDR3:HYNIX_4GB	DRAM_CFG0:L,DRAM_CFG1:L,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:HYNIX_4GB
DDR3:SAMSUNG_2GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_2GB
DDR3:SAMSUNG_4GB	DRAM_CFG0:L,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:SAMSUNG_4GB
DDR3:MICRON_2GB	DRAM_CFG0:H,DRAM_CFG1:L,DRAM_CFG2:L,DRAM_CFG3:L,DRAM_TYPE:MICRON_2GB
DDR3:ELPIDA_4GB	DRAM_CFG0:H,DRAM_CFG1:H,DRAM_CFG2:H,DRAM_CFG3:L,DRAM_TYPE:ELPIDA_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33580550	1	EEPROM_32KBIT_2X1024	U3690	CRITICAL	T29ROM:BLANK
341T0354	1	IC,T29-ROM,K78	U3690	CRITICAL	T29ROM:PROG
33783997	1	IC,MCU,32M,LP1112A,16KB/2KB,HWQFN25	U9330	CRITICAL	T29MCU:BLANK
341T0355	1	IC,T29-MCU,K78	U9330	CRITICAL	T29MCU:PROG
33880895	1	IC,SMC,RENESAS,H8S/21178P,98M,TLS,HP	U4900	CRITICAL	SMC:BLANK
341T0350	1	IC,SMC,K78	U4900	CRITICAL	SMC:PROG
33580809	1	64 MBIT SPI SERIAL NOR 1/0 FLASH,EXEED:4	U6100	CRITICAL	BOOTROM:BLANK
33580803	1	64 MBIT SPI SERIAL NOR 1/0 FLASH,EXEED:4	U6100	CRITICAL	BOOTROM:BLANK
341T0349	1	IC,SPI,NOR,K21,K78	U6100	CRITICAL	BOOTROM:PROG

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
37680855	37680613		ALL	Diodes alt to Toshiba
37680977	37680859		ALL	Diodes alt to Toshiba
37680972	37680612		ALL	Diodes alt to Toshiba
37780307	37780066		ALL	Diodes alt to Sanyo
13880676	13880691		ALL	Murata alt to Samsung
37180679	37180652		ALL	NDP alt to NDP
13880671	13880673		ALL	Taiyo alt to Murata
13880679	13880678		ALL	Murata/Samsung alt to Taiyo
35383312	35383055		ALL	NDP ALT TO PERICOM
10480035	10480011		ALL	Panasonic alt to Cystec
15281085	15281307		ALL	Toko alt to Cystec
15281462	15281295		ALL	Toko alt to NWC inductor
12880333	12880294		ALL	Sanyo alt to Sanyo/Fredrick
33784092	33784100		ALL	EARLY 1.5GHZ CPU SAMPLES
33784093	33784101		ALL	EARLY 1.4GHZ CPU SAMPLES
37680874	37680895		ALL	FM602020 alt to AJK03020NS
37681018	37680617		ALL	FM60349 alt to AJK03050NB
37680826	37680917		ALL	AJK03200B alt to FM60355
514-0744	998-3941		ALL	NDP connector alt

DRAM CFG CHART

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2	DIE REV	CFG 3
2GB	0	A	0
4GB	1	B	1

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784101	1	SRB,QAM1,QE,J1.1.6,17W,2+2.1.1,4M,BGA	U1000	CRITICAL	CPU:1.6GHZ
33784100	1	SRB,QAM2,QE,J1.1.5,17W,2+2.1.1,4M,BGA	U1000	CRITICAL	CPU:1.5GHZ
33784099	1	SRB,QAM3,QE,J1.1.4,17W,2+2.1.05,3M,BGA	U1000	CRITICAL	CPU:1.4GHZ
33784098	1	SRB,QAM4,QE,J1.1.3,17W,2+2.1.05,3M,BGA	U1000	CRITICAL	CPU:1.3GHZ
33784080	1	COUGAR POINT,SLHAG,PRO,80920567	U1800	CRITICAL	PCH:B2
33784091	1	COUGAR POINT,B3,SL4K,PRO,80920567	U1800	CRITICAL	PCH:B3
33850976	1	IC,T29,FCBGA,PRQ,8x998	U3600	CRITICAL	T29:YES
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0585	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,T-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_2GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0586	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,B-DIE,HYNIX	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0587	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,G-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_2GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0588	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,D-DIE,SAMSUNG	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0590	4	IC,SDRAM,1GBIT,DDR3-1333,78P FBGA,V68A-D,MICRON	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:MICRON_2GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U2900,U2910,U2920,U2930	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3000,U3010,U3020,U3030	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3100,U3110,U3120,U3130	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0589	4	IC,SDRAM,2GBIT,DDR3-1333,78P FBGA,C-DIE,ELPIDA	U3200,U3210,U3220,U3230	CRITICAL	DRAM_TYPE:ELPIDA_4GB
607-6811	1	ASSEMBLY,SUBASBY,PCBA,HALL EFFECT,X99	U6955	CRITICAL	
353S2929	1	IC,12L6259,BATCHCHARGER,1%,4048M,QFN28	U7000	CRITICAL	

SYMC PARTSHEET:K11_MCB SYMC DATE:11/16/2011

PAGE TITLE: BOM Configuration

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0

BRANCH:

PAGE: 5 OF 109

SHEET: 5 OF 74

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

Functional Test Points

J4001: AirPort / BT Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J4001 connector including PP3V3 WLAN F, NIFI EVENT L, PCIE AP R2D N, etc.

J4501: SATA SSD Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J4501 connector including PP3V3 S0 HDD R, SATA HDD D2R C P, etc.

J4700: LIO Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J4700 connector including PP3V42 G3H ONEWIRE, PP3V3 S0 AUDIO, etc.

J5715: KB BKL T Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J5715 connector including KBDLED FB, KBDLED ANODE.

J6955: HALL EFFECT Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J6955 connector including SMC LID R, PP3V42 G3H HALL.

J5100: LPC+SPI Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J5100 connector including PP3V3 S5 LPCPLUS, PP5V S0 LPCPLUS, etc.

J5600: Fan Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J5600 connector including PP5V S0 FAN, FAN RT TACH, etc.

J5700: IPD Flex Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J5700 connector including SMC PME S4 WAKE L, PP5V TPAD FILT, etc.

J6900: DC-In Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J6900 connector including PP18V5 DCIN CONN, PP5V S3 LIO CONN.

J6903: Speaker Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J6903 connector including SPKRAMP R P OUT, SPKRAMP R N OUT.

J6950: Battery Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J6950 connector including PPVBAT G3H CONN, SMBUS BATT SCL, etc.

J9000: Internal DP Connector

Table with columns: FUNC_TEST, TP, and TP. Lists test points for J9000 connector including PPVOUT SW LCDKBLT, PP3V3 SW LCD, etc.

Misc Voltages & Control Signals

Table with columns: FUNC_TEST, TP, and TP. Lists various test points for misc voltages and control signals including PPBUS G3H, PPVIN SW T29BST, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for various components like NC EDP TXP<0..3>, NC EDP TXN<0..3>, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for NC PEG R2D CP<15..4>, NC PEG R2D CN<15..4>, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP PCH TP18, TP PCH TP17, TP PCH TP16, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP PCH VSS NCTF<1>, TP PCH VSS NCTF<2>, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP LVDS IG B CLKEN, TP LVDS IG B CLKP, etc.

SMC BS ALERT L TP, MAKE_BASE=TRUE, NC SMC BS ALERT L

NO_TEST Nets

Table with columns: NO_TEST, TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for NO_TEST nets including TP CRT IG BLUE, TP CRT IG GREEN, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP HDA SDIN1, TP HDA SDIN2, TP HDA SDIN3, etc.


Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP CLINK CLK, TP CLINK DATA, TP CLINK RESET L, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP PCIE CLK100M PE4N, TP PCIE CLK100M PE4P, etc.

Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP SDVO TVCLKINN, TP SDVO TVCLKIND, TP SDVO TVCLKINDP, etc.


Table with columns: TP, MAKE_BASE=TRUE, TP, MAKE_BASE=TRUE. Lists test points for TP XDP PCH OBSFN A<0..1>, TP XDP PCH OBSFN B<0..1>, etc.

Functional Test / No Test header with Apple logo, drawing number 051-8871, revision 2.5.0, and a notice of proprietary property.




SYNC MASTER=K91 MLB		SYNC DATE=05/15/2011	
PAGE TITLE			
Power Aliases		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		2.5.0	
		PAGE	SHEET
		8 OF 109	7 OF 74


T29 DP Ports




CPU signals




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss




SSD Boss




EMI I/O Pogo Pins


DisplayPort Pogo




USB/SD Card Pogo





ZS0904




ZS0907



















T29 Can Slots



DisplayPort PCB Stiffener



Digital Ground



Signal Aliases table with columns for signal name, drawing number, and size. Includes Apple Inc. logo and revision information.

D

C

B

A

D

C






B

A

OMIT_TABLE CRITICAL


NOTE: Intel provides an internal pull-up of 5-15k to VCCIO on all CFG signals.

OMIT_TABLE CRITICAL



NOTE: Intel validation sense lines per doc 439028 rev1.0 HR_PPDG sections 6.2.1 and 6.3.1.

NOTE: Intel is investigating future processor VREF_DQ generation to replace M1 and M2. This would require routing processor signal balls BE7 and BG7 for Sandy Bridge 2-core to SO-DIMM connectors directly. FETs are needed in order to avoid potential leakage while system is in S3 state.





Intel Doc 438297 Huron River SFF DG rev1.0 section 2.2.1 recommendation.

NOTE: eDP_COMP0 and eDP_ICOMP0 can not be left floating even if internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP_HPDI processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for the processor.


If HPDI is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kOhm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.



FOR SANDYBRIDGE PROCESSOR

CFG [7] : PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] : PCIE BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] : eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] : PCIE x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] : PCIE x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED

CPU DMI/PEG/FDI/RSVD	
Apple Inc.	DRAWING NUMBER: 051-8871
	REVISION: 2.5.0
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 10 OF 109	SHEET: 9 OF 74



PAGE TITLE CPU CLOCK/MISC/JTAG		
Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
	PAGE	11 OF 109
	SHEET	10 OF 74



OMIT_TABLE
CRITICAL

OMIT_TABLE
CRITICAL

U1000
BGA
(3 OF 9)

U1000
BGA
(4 OF 9)

SANDY-BRIDGE
MOBILE-2C-35W


SANDY-BRIDGE
MOBILE-2C-35W

MEMORY CHANNEL A


MEMORY CHANNEL B

SYNC DATE=12/13/2016

PAGE TITLE CPU DDR3 INTERFACES		DRAWING NUMBER 051-8871	SIZE D
Apple Inc.		REVISION 2.5.0	BRANCH
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 12 OF 109		SHEET 11 OF 74	



PAGE TITLE		CPU POWER	
DRAWING NUMBER		051-8871	SIZE D
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		13 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		12 OF 74	
IV ALL RIGHTS RESERVED			




PAGE TITLE		
CPU GROUNDS		
	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
PAGE	14 OF 109	
SHEET	13 OF 74	

Processor Load Line : -2.9 mOhms

CPU VCORE DECOUPLING


Intel recommendation (Table 7-1): 16x 2.2uF, 12x 22uF, 3x 330uF

12 9 7 =PPVCORE_S0_CPU




PLACEMENT_NOTE (C1655-C1666):

Place close to U1000 on top side.



PLACEMENT_NOTE (C1667-C1679):

PLACEMENT_NOTE (C1640-C1645):




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Section 6.5): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C1697):


Place on bottom side of U1000

12 10 9 =PP1V05_S0_CPU_VCCIO




PLACEMENT_NOTE (C1672-C1681):

Place near U1000 on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




Note: The smallest 10mOhm available in the library are 0805s

CPU VCCPLL DECOUPLING

Intel recommendation (section 6.4): 2x 1uF, 1x 330uF

PLACEMENT_NOTE (C1646-C1671):

Place near U1000 on top side



CPU VCCPLL Low pass filter


PAGE TITLE			CPU DECOUPLING-I		
DRAWING NUMBER		051-8871	SIZE		D
REVISION		2.5.0	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			PAGE		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			16 OF 109		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			SHEET		
II NOT TO REPRODUCE OR COPY IT			14 OF 74		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

VAXG DECOUPLING


Graphics Load Line : -3.9 mOhms

Intel recommendation (section 6.3): 18x 1uF(9 no-stuff), 10x 104F(2 no-stuff), 8x 22uF(2 no stuff), 4x 470uF(2 no-stuff)


PLACEMENT_NOTE (C1700-C1710):




PLACEMENT_NOTE (C1711-C1716):



PLACEMENT_NOTE (C1717-C1722):




PLACEMENT_NOTE (C1723-C1724):




CPU VDDQ/VCCDQ DECOUPLING

Intel recommendation (Section 6.13): 10x 1uF, 8x 10uF, 1x 330uF


PLACEMENT_NOTE (C1738-C1747):



Place close to U1000 on bottom side





Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCSA DECOUPLING

Intel recommendation (Section 6.6): 3x 1uF, 3x 10uF, 1x 330uF


PLACEMENT_NOTE (C1758-C1762):




PAGE TITLE		DRAWING NUMBER		SIZE
CPU DECOUPLING-II		051-8871		D
Apple Inc.		REVISION		
		2.5.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		17 OF 109		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		15 OF 74		
IV ALL RIGHTS RESERVED				



		DRAWING NUMBER	051-8871	SIZE	D
		REVISION	2.5.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED					
PAGE		18 OF 109		SHEET	
PAGE TITLE		PCH SATA/PCIE/CLK/LPC/SPI		PAGE 16 OF 74	



PAGE TITLE		
PCH DMI/FDI/GRAPHICS		
Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	19 OF 109
SHEET	17 OF 74	



FIXME: NEED INTEL APPROVAL OF NC ON TPS

TP_PM TEST_RST_L

=PP3V3_S0_PCH_GPIO

=PP1V8_S0_PCH_VCC_DFTERM

CPU_PROC_SEL_L

=PP3V3_S3_PCH_GPIO

=PP3V3_SUS_GPIO

NOTE: PULLUP IS REQUIRED ON AP PWR_EN IF ISOLATION RESISTOR R2090 IS UNSTUFFED

R2090

AP PWR_EN

PCH_GPIO59_OC0_L

USB_HUB_SOFT_RESET_L

SDCONN_STATE_RST_L

ENET_PWR_EN


PCH_GPIO43_OC4_L

SDCONN_STATE_CHANGE

PCH_GPIO10_OC6_L


PCH_GPIO14_OC7_L


PAGE TITLE		DRAWING NUMBER		SIZE
PCH PCI/FLASHCACHE/USB		051-8871		D
Apple Inc.		REVISION		2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		20 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		18 OF 74
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




PCH MISC		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
REVISION		2.5.0	
BRANCH			
PAGE		21 OF 109	
SHEET		19 OF 74	

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED




PAGE TITLE		
PCH POWER		
 Apple Inc.	DRAWING NUMBER	051-8871
	REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		
BRANCH	PAGE	22 OF 109
SHEET	20 OF 74	



SYNC MASTER=K21.MBR SYNC DATE=12/13/2015

PAGE TITLE: PCH GROUNDS


	DRAWING NUMBER	051-8871	SIZE	D
	REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED				
PAGE		23 OF 109		
SHEET		21 OF 74		



PCH DECOUPLING		
Apple Inc.	DRAWING NUMBER	051-8871
	SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	2.5.0
	BRANCH	
	PAGE	24 OF 109
	SHEET	22 OF 74

PROCESSOR MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug





Even pins should be facing edge of the board

PCH MICRO2-XDP CONNECTOR


NOTE: This is not the standard XDP pinout
Use with 920-0782 Adapter Flex to support chipset debug



Even pins should be facing edge of the board



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2016	
CPU & PCH XDP			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	SHEET
II NOT TO REPRODUCE OR COPY IT		25 OF 109	23 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



BOM GROUP		BOM OPTIONS	
HUB1_ALLREM		HUB1_NONREM0_0, HUB1_NONREM0_1	
HUB1_1NONREM		HUB1_NONREM1_0, HUB1_NONREM1_1	
HUB1_2NONREM		HUB1_NONREM1_1, HUB1_NONREM1_0	
HUB1_3NONREM		HUB1_NONREM1_1, HUB1_NONREM1_1	
HUB2_ALLREM		HUB2_NONREM0_0, HUB2_NONREM0_1	
HUB2_1NONREM		HUB2_NONREM1_0, HUB2_NONREM1_1	
HUB2_2NONREM		HUB2_NONREM1_1, HUB2_NONREM1_0	
HUB2_3NONREM		HUB2_NONREM1_1, HUB2_NONREM1_1	

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE					
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
33880824	2	SMSC USB2514H	U2600, U2650	CRITICAL	USBHUB_2514H
33880923	2	SMSC USB2513B	U2600, U2650	CRITICAL	USBHUB_2513B

SYNC MASTER=K21 MLB SYNC DATE=12/13/2010

USB HUBS

Apple Inc.

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0


BRANCH:

PAGE: 26 OF 109


SHEET: 24 OF 74

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

System RTC Power Source & 32kHz / 25MHz Clock Generator




PCH S0 PWRGD




CLOCK (CK505)



UNUSED clock terminations for PCIM MODE



Platform Reset Connections Unbuffered



PCH Reset Button



DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		PAGE	
2.5.0		27 OF 109	
BRANCH		SHEET	
		25 OF 74	

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


$P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L$

$MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L$

$MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L$




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
to	1	0	1	1	1	1	0	1
2	0	0	0	1	1	1	0	1
3	0	0	0	1	X	1	0	1
S3	4	0	0	1	X	1	0	1
to	5	0	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

CPU Memory S3 Support		DRAWING NUMBER	051-8871	SIZE	D
Apple Inc.		REVISION	2.5.0		
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
		PAGE	28 OF 109		
		SHEET	26 OF 74		




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8871	D
		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	29 OF 109
		SHEET	27 OF 74




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL A (32-63)			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	30 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	28 OF 74
IV ALL RIGHTS RESERVED			



A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (0-31)			
Apple Inc.		DRAWING NUMBER	SIZE
		051-8871	D
		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	31 OF 109
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	29 OF 74
IV ALL RIGHTS RESERVED			




A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

SYMC PART#=K11_MER		SYMC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM CHANNEL B (32-63)			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 74	
IV ALL RIGHTS RESERVED			

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

D
C
B
A

D
C
B
A



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11680004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3303		VREFMGRN_NOT
11680004	2	RES_MTL FILM,0.5%,0402,SM,LF	R3309		VREFMGRN_NOT

Page Notes

Power aliases required by this page:
 - #PP3V3_S3_VREFMGRN
 - #PPVTT_S3_DDR_BUF


Signal aliases required by this page:
 - #I2C_VREFDACS_SCL
 - #I2C_VREFDACS_SDA
 - #I2C_PCA9557D_SCL
 - #I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMGRN - Stuffs VREF Margining Circuitry.
 VREFMGRN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYMC_MATTERS-011_MBR
 PAGE TITLE: FSB/DDR3/FBFRAMEBUF Vref Margining
 DRAWING NUMBER: 051-8871
 REVISION: 2.5.0
 SIZE: D
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 I NOT TO REPRODUCE OR COPY IT
 I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

BRANCH: _____
 PAGE: 33 OF 109
 SHEET: 31 OF 74




JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE


MEM CLOCK TERMINATION
 Place RC end termination after last DRAM
 Place Source Cterm at neckdown at first DRAM



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
DDR3 DRAM Channel B (32-63)			
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		PAGE	34 OF 109
		SHEET	32 OF 74



SYNC MASTER=K21 MLB SYNC DATE=12/13/2011
 PAGE TITLE: T29 Host (1 of 2)
 DRAWING NUMBER: 051-8871 D
 REVISION: 2.5.0
 NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 36 OF 109
 SHEET: 33 OF 74



34 7 =PP1V05 T29_RTR
 2100 mA (Single Port)
 2250 mA (Dual Port)
 EDP: 3000 mA

=PP3V3 T29_RTR 7 33 35
 135 mA (Single-Port)
 152 mA (Dual-Port)
 EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

=PP1V05 T29_RTR 7 34
 2100 mA (Single Port)
 2250 mA (Dual Port)
 EDP: 3000 mA

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE T29 Host (2 of 2)			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE 37 OF 109
		SHEET	34 OF 74

Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_T29BST (8-13V Boost Input)
 - =PP18V_T29_REG (18V Boost Output)
 - =PP3V3_T29_P3V3T29FET (3.3V FET Input)
 - =PP3V3_T29_FET (3.3V FET Output)
 - =PP3V3_S0_T29PWRCTL
 - =PP1V05_T29_P1V05T29FET (1.05V FET Input)
 - =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:
 - =T29_CLKREQ_L
 - =T29_RESET_L

BOM options provided by this page:
 T29BST:Y - Stuffs 18V boost circuitry.


T29 18V Boost Regulator



Supervisor & CLKREQ# Isolation




3.3V T29 Switch



U3810 & U3815/U3816

Part	TPS22924
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max
Max Output	2A per IC

1.05V T29 Switch



SYNC MASTER=K21_MLB SYNC DATE=12/13/2011

DRAWING NUMBER: 051-8871 SIZE: D


REVISION: 2.5.0

PAGE: 38 OF 109

SHEET: 35 OF 74

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED



AIRPORT


BLUETOOTH

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
X21 WIRELESS CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		PAGE	40 OF 109
		SHEET	36 OF 74




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
SATA CONNECTOR			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	37 OF 74
		SIZE	D

USB Port Power Switch




Current limit (R4600): 2.17-2.59A

Right USB Port A




We can add protection to 5V if we want, but leaving NC for now
Place L4605 at connector pin

USB/SMC Debug Mux






SYMC_MASTER=K11_MCB		SYMC_DATE=12/13/2015	
External USB Connectors			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	38 OF 74




SYNC MASTER=N/A		SYNC DATE=N/A	
LIO CONNECTORS			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	47 OF 109
		SHEET	39 OF 74

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
SMC			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 74	
IV ALL RIGHTS RESERVED			





SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"



SMC Crystal Circuit




BATLOW# Isolation




Below connections are different from K91

SMC PA0 PU	HISIDE ISENSE OC
SMC FAN 1 CTL	NC SMC FAN 1 CTL
SMC FAN 1 TACH	NC SMC FAN 1 TACH

SMC ADC14	SMC HS COMPUTING ISENSE
SMC GFX THROTTLE L	TP SMC GFX THROTTLE L



PROCHOT Level Shifting to 3V3



Check with SMC pullup S0

SMC ONOFF L	R5070	10K	54	1/20W	MF	201
G3 POWERON L	R5072	10K	54	1/20W	MF	201
SMC LID	R5071	100K	54	1/20W	MF	201
SMC TX L	R5073	10K	54	1/20W	MF	201
SMC RX L	R5074	100K	54	1/20W	MF	201
SMC TMS	R5077	10K	54	1/20W	MF	201
SMC TDO	R5078	10K	54	1/20W	MF	201
SMC TDI	R5079	10K	54	1/20W	MF	201
SMC TCK	R5080	10K	54	1/20W	MF	201
SMC BIL BUTTON L	R5081	10K	54	1/20W	MF	201
SMC BC ACOK	R5087	470K	54	1/20W	MF	201
SMS INT L	R5093	10K	54	1/20W	MF	201
SMC PA0 PU	R5091	100K	54	1/20W	MF	201
SMC RUNTIME SCT L	R5094	100K	54	1/20W	MF	201
SMC ADAPTER EN	R5085	10K	54	1/20W	MF	201
SMC CASE OPEN	R5086	10K	54	1/20W	MF	201
SMC PB4	R5088	10K	54	1/20W	MF	201
SMC S4 WAKESRC EN	R5090	100K	54	1/20W	MF	201

SMC Support

Apple Inc.

DRAWING NUMBER: 051-8871

REVISION: 2.5.0

PAGE: 50 OF 109


41 OF 74

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


D

D

LPC+SPI Connector



SPI Bus Series Termination



C

C


B

B

A

A

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	51 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	42 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



(* = Multiple options)

	K21	K78		
	Samsung	LGD	Samsung	LGD AUO
Analogix T-con - (Write: 0x7B/0x87 Read: 0x7C/0x88)	N	Y	*	Y *
Parade T-con - (0x10-0x1F or 0x30-0x3F)	Y	N	*	N *
DVR - (Write: 0x4E Read: 0x4F)	Y	Y	Y	Y N

SYMC_MASTER=K11_MCB SYMC_DATE=12/13/2010

PAGE TITLE

SMBus Connections

Apple Inc.

DRAWING NUMBER: 051-8871 SIZE: D

REVISION: 2.5.0


BRANCH:

PAGE: 52 OF 109


SHEET: 43 OF 74

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


PBUS Voltage Sense Enable & Filter




CPU VCore Load Side Current Sense / Filter




DC-In Voltage Sense Enable & Filter




GFX/IG VCore Load Side Current Sense / Filter




CPU Vcore Voltage Sense / Filter




CPU 1.05V VCCIO Current Sense / Filter



GFX/IG Vcore Voltage Sense / Filter



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
Voltage & Load Side Current Sensing			
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	44 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




INA (Engineering) Solution
 Gain: 50x
 Scale: 2A / V
 Max Vout: 3.3V at 6.6A
 EDP Current: 10A


Charger BMON (Production) Solution
 ISL6259 Gain: 36x
 Scale: 2.78A / V
 Max Vout: 3.3V at 9.167A
 EDP Current: 310A

High Side Current Sensing	
Apple Inc.	DRAWING NUMBER: 051-8871
REVISION: 2.5.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 54 OF 109	SHEET: 45 OF 74

CPU Proximity Sensor




T29 Die



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORTISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5485		HDDISNS_PROD
117S0008	1	RES,MP,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLTISNS_PROD


Replacing caps with 100K PD on ISENSE SMC inputs

T29,MLB Bottom & Inlet Proximity Sensors




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
Thermal Sensors			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION		BRANCH	
2.5.0			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
55 OF 109		46 OF 74	

FAN CONNECTOR




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
PAGE TITLE: Fan			
DRAWING NUMBER: 051-8871		SIZE: D	
REVISION: 2.5.0		BRANCH:	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE: 56 OF 109		SHEET: 47 OF 74	

IPD Flex Connector




Keyboard Backlight Driver & Detection




To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
 If LOW, keyboard backlight present
 If HIGH, keyboard backlight not present
 R5853 always stuffed, R5854 only grounded when KB BL flex connected.

Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0704	2	CAP, CER, 0.22UF, 10V, 50V, X5R, 0603	C5756, C5755		KB_BL

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
IPD / KBD Backlight			SIZE
Apple Inc.		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	48 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
SPI ROM			
		DRAWING NUMBER	051-8871
		REVISION	2.5.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 109
		SHEET	49 OF 74
		SIZE	D

8 7 6 5 4 3 2 1

SPEAKER AMPLIFIERS

APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB




D
C
B
A

D
C
B
A


SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE AUDIO: SPEAKER AMP			
DRAWING NUMBER 051-8871		SIZE D	
REVISION 2.5.0		BRANCH	
PAGE 62 OF 109		SHEET 50 OF 74	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1


MLB to LIO Power Cable Connector




Debug LEDs
(For development only)




3.425V "G3Hot" Supply




K99-Specific
Battery Connector




J6955
HALL-SENSOR-MLB-PADS-K99



Right Speaker Connector



DC-In & Battery Connectors	
Apple Inc.	DRAWING NUMBER: 051-8871
REVISION: 2.5.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE: 69 OF 109	SHEET: 51 OF 74



This node is powered through body diodes:
 * DCIN through Q7080.
 * PBUS through Q7085, Charger TOP FETs and Q7055.

Inrush Limiter

Reverse-Current Protection


ACIN pin threshold is 3.2V, +/- 50mV
 DIVIDER SETS ACIN THRESHOLD AT 12.18V
 Input impedance of ~40K meets sparkitecture requirements

Max Current = 8A

f = 400 kHz

* R7051 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)


SYNC MASTER=K21_MLB		SYNC DATE=11/30/2011	
PAGE TITLE PBus Supply & Battery Charger			
DRAWING NUMBER 051-8871		SIZE D	
REVISION 2.5.0		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 70 OF 109		SHEET 52 OF 74	





VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V

$OCP = R7141 \times 8.5\mu A / R7140$
 $OCP = 8.5A$

SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
System Agent Supply			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		53 OF 74	
IV ALL RIGHTS RESERVED			




SYNC MASTER=K21_MLB		SYNC DATE=11/30/2011	
PAGE TITLE			
5V / 3.3V Power Supply			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	72 OF 109	SHEET	54 OF 74





Vout = 1.5V
 14.1A max output
 (Q7335 limit)
 f = 400 kHz

DRAWING NUMBER		051-8871	SIZE	D
REVISION		2.5.0	BRANCH	
PAGE		73 OF 109	SHEET	
SHEET		55 OF 74	NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				




CPU IMVP7 & AXG VCore Regulator	
Apple Inc.	DRAWING NUMBER: 051-8871
REVISION: 2.5.0	SIZE: D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
PAGE: 74 OF 109	SHEET: 56 OF 74

CPU=Sandy Bridge ULV, AXG=GT2



CPU IMPV7 & AXG VCore Output		
Apple Inc.	DRAWING NUMBER 051-8871	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 2.5.0
		PAGE 75 OF 109
		SHEET 57 OF 74


CPU VCCIO (1.05V S0) Regulator



$OCP = R7641 \times 8.5\mu A / R7640$
 $OCP = 25.6A$
 $V_{out} = 0.5V * (1 + R_a / R_b)$


SYMC-WATER-811-MCR		SYMC-DATE=12/13/2016	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		76 OF 109	
SHEET		58 OF 74	

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO



1.05V S0 LDO




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	SIZE
Apple Inc.		051-8871	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	77 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 74
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K21_MLB		SYNC DATE=12/13/2010	
Power FETs			
Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	78 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 74
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

S5 Rail Enables & PGOOD


=PP3V42 G3H PWRCTL Internal pull-ups 100K +/- 20%




3.3V, 5V S3 ENABLE




3.3V S4 ENABLE



S0 ENABLE




3.3V/5.0V Sus ENABLE



CHGR VFRQ Generation


VFRQ Low: Fix Frequency
VFRQ High: Variable Frequency

S0 Rail PGOOD (BJT Version)




Worst-Case Thresholds:
Q2: 0.3XXV
Q3: 0.640V
3.3V w/Divider: 2.345V
Q4: 0.660V

3.3V SUS Detect



S0 Rail PGOOD Circuitry (ISL Version in development)

Thresholds:
VDD: 2.734V-3.010V
V2MON: 2.815V-3.099V
V3MON: 0.572V-0.630V
V4MON: 0.572V-0.630V




DP S4 Power Enable


PSOC USB Power Enable

WLAN Enable Generation


"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



PAGE TITLE		PAGE NUMBER	
Power Control 1/ENABLE		051-8871	
Apple Inc.		REVISION	
		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		79 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 74	
IV ALL RIGHTS RESERVED			



SYNC MASTER=K21_MLB		SYNC DATE=12/13/2011	
Internal DisplayPort Connector			
DRAWING NUMBER		051-8871	
REVISION		2.5.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 74	
IV ALL RIGHTS RESERVED			



T29 signals are P/N-swapped after AC caps to improve layout.

IC supports input high while Vcc = 0V.

Note: U9390 ML/HPD defaults to T29 mode so that DP/T29 Display can detect host T29 support using I2C pull-ups on ML<3>. U9390 AUX defaults to DP mode because 100-ohm pull-downs would defeat DP Sink's detection of DP Source.

PS8301 I2C Addresses:
 A1 A0 Addr (W/R)
 0 0 0x96/0x97
 0 1 0x86/0xB7
 1 0 0x94/0x95
 1 1 0xB4/0xB5

Note: Other Parade devices use 96/B6, so only 94/B4 are used for this part.


PS8301 has internal -150K pull-down on PD pin. Okay to drive this pin even when VCC=0V per Parade (pin is 5V-tolerant).

Port A MCU

=T29_WAKE_L:
 Desktops use PCIe WAKE#
 Mobiles use S4 WAKE#

R9330 provides pads for programming/debug of MCU, please make accessible. If project has space for 10-pin programming header it should be used.

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2011	
PAGE TITLE		DRAWING NUMBER	
Apple Inc.		051-8871 D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.5.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		93 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		63 OF 74	



SYNC MASTER=K21.MLB SYNC DATE=12/13/2011

DisplayPort/T29 A Connector

Apple Inc.

DRAWING NUMBER: 051-8871

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE: 94 OF 109

SHEET: 64 OF 74



PPBUS S0 LCDBKLT FET	
MOSFET	FDC638APE
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EOP)

THERE IS A SENSE RESISTOR BETWEEN PPBUS_SW_LCDBKLT_PWR AND PPBUS_SW_BKL ON THE SENSOR PAGE

*C9797 AND C9799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

Addr: 0x58 (Wr)/0x59 (Rd)

$f_{pwm} = 9.62kHz$
 see spec for others
 $I_{LED} = 20.3mA$
 $I_{LED} = 369/R_{iset}$
 (EEPROM should set EN_I_RES=1)

10.2 ohm resistors for current measurement on LED strings.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG

SYNC MASTER=K21_MLB SYNC DATE=12/13/2011

LCD Backlight Driver

Apple Inc.

DRAWING NUMBER: 051-8871
 REVISION: 2.5.0
 PAGE: 97 OF 109
 SHEET: 65 OF 74

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD
CPU_27P4S	*	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	+27P4_OHM_SE	7 MIL	7 MIL
CPU_XDP_BPM	TOP,BOTTOM	100 MIL	100 MIL	100 MIL	100 MIL	-STANDARD	-STANDARD
CPU_XDP_BPM	*	+CPU_50S	+CPU_50S	+CPU_50S	+CPU_50S	-STANDARD	-STANDARD

NOTE: CPU_XDP_BPM physical constraint is to prevent routing on outer layers.
 NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	-STANDARD	?
CPU_BML	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	+2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
 Some signals require 27.4-ohm single-ended impedance.

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_E85D	*	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF	+85_OHM_DIFF
CLK_PCIE_90D	*	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF	+90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI_E	*	+8X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SOURCE: Huron River SFF DG (DG-438297_v1.0), Section 4.18 and Huron River Platform Power Delivery DG v1.0 Section 2.7

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>
CPU_50S	CPU_AGTL	CPU	FDI FSYNCL.0>
CPU_50S	CPU_AGTL	CPU	FDI LSYNCL.0>
CPU_50S	CPU_AGTL	CPU	FDI INT
CPU_PECT	CPU_50S	PCIE	CPU PECT
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD
CPU_50S	CPU_ITP	CPU	XDP DBRESET L
CPU_50S	CPU_ITP	CPU	XDP CPU PRDY L
CPU_50S	CPU_ITP	CPU	XDP CPU PREO L
CPU_50S	CPU_AGTL	CPU	PM EXT TS L<0>
CPU_50S	CPU_AGTL	CPU	PM EXT TS L<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<0>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<1>
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP<2>
CPU_50S	CPU_ITP	CPU	CPU CFG<11..0>
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L
CPU_50S	CPU_AGTL	CPU	CPU VCCIO SEL
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD
PM_THERMTRIP_L	CPU_50S	CPU_AGTL	PM THERMTRIP L
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLK
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLKN
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M P
ITPCPU_CLK100M	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M N
CPU_27P4S	CPU_COMP	CPU	EDP COMP
CPU_27P4S	CPU_COMP	CPU	CPU PEG COMP
XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI
XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO
XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS
XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK
XDP_TRST_L	CPU_50S	CPU_ITP	XDP CPU TRST L
XDP_BPM_L	CPU_XDP_BPM	CPU_ITP	XDP BPM L<7..0>
XDP_BPM_R_L	CPU_50S	CPU_ITP	CPU CFG<15..12>
(ESP_CREST_L)	CPU_50S	CPU_ITP	XDP CPURST L
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE P
CPU_VCCIOSENSE	CPU_27P4S	CPU_VCCIOSENSE	CPU VCCIOSENSE N
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG SENSE P
CPU_VCCXNG_SENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG SENSE N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO SENSE P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VDDO SENSE N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG VALSENSE P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU AXG VALSENSE N
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC VALSENSE P
CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCC VALSENSE N
CPU_SVIDALERT_L	CPU_50S	CPU_COMP	CPU_SVIDALERT_L
CPU_SVIDSCLK	CPU_50S	CPU_COMP	CPU_SVIDSCLK
CPU_SVIDSOUT	CPU_50S	CPU_COMP	CPU_SVIDSOUT
PCIE_85D	PCIE	PCIE	PEG R2D P<15..0>
PCIE_85D	PCIE	PCIE	PEG R2D N<15..0>
PCIE_85D	PCIE	PCIE	PEG R2D C P<15..0>
PCIE_85D	PCIE	PCIE	PEG R2D C N<15..0>
PCIE_85D	PCIE	PCIE	PEG D2R P<15..0>
PCIE_85D	PCIE	PCIE	PEG D2R N<15..0>
PCIE_85D	PCIE	PCIE	PEG D2R C P<15..0>
PCIE_85D	PCIE	PCIE	PEG D2R C N<15..0>

CPU_VCCSA_VID<0>
 CPU_VCCSA_VID<1>

SYNOPSIS: CPU Constraints

Apple Inc.

DRAWING NUMBER: 051-8871

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 100 OF 109

SHEET: 66 OF 74

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_37E, MEM_40E, MEM_55E, MEM_72E, MEM_50E, MEM_85D, MEM_50E, MEM_85D.

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists constraints for MEM_A and MEM_B across various signal types like MEM_A_CLK, MEM_A_CMD, MEM_A_DQ_BYTE0, MEM_B_CLK, MEM_B_CMD, MEM_B_DQ_BYTE0, etc.

Memory to Power Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DQS.

Memory to GND Spacing

Table with 4 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Spacing Rule Sets

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2CLK, MEM_CTRL2CTRL, MEM_CMD2CTRL, MEM_CMD2CMD, MEM_DATA2DATA, MEM_DQS2DQS, MEM_MEM2OTHERMEM, MEM_SWR, MEM_S2ND, MEM_S2OTHER.

Memory Bus Spacing Group Assignments

Multiple tables mapping NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE to SPACING_RULE_SET for various signal types like MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Need to support MEM_*-style wildcards!

DDR3: Sandybridge SFF 2C when routed on Type-3 (Through hole) should follow xPGA guidelines per Huron River SFF DQ rev1.0 (#438297). DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement. DQ to DQS matching per byte lane should be within 0.127mm. DQS to clock matching should be within [CLK-63.5mm] and [CLK+38.1mm]. CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.0508mm. CONTROL signals should be matched within [CLK-2.54mm] to [CLK+0.0mm] of CLK pairs. A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs A/BA/CMD signals to each other should match within 5.08mm. DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric. Maximum length of any signal from die pad to SODIMM pad is 119.83mm, from processor ball to SODIMM pad is 88.9mm. SOURCE: Huron River Platform DG, Rev 1.01 (#436735), Section 2.5

Metadata block containing title 'Memory Constraints', Apple logo, drawing number '051-8871', revision '2.5.0', and page information '101 OF 109' and '67 OF 74'.

Digital Video Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include DP_85D, LVDS_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include DISPLAYPORT, LVDS.

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches. SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SATA_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include SATA, SATA_ICOMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCK_USB_BIAS, USB_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes USB.

SOURCE: Calpella Platform Design Guide for Ibox Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various nets like DP_ML, DP_EXTX_AUXCH, LVDS_IG_A_CLK, SATA_HDD_R2D, USB_HUB1_UP, etc.

Metadata box containing: PCH Constraints 1, Apple Inc., Drawing Number 051-8871, Revision 2.5.0, Page 102 of 109, Sheet 68 of 74. Includes a notice of proprietary property.

LPC Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include LPC_50S and CLK_LPC_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include LPC and CLK_LPC.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SMB_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SMB.

HD Audio Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes HDA_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes HDA.

SOURCE: Calpella Platform Design Guide for Ihex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_SLOW_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_SLOW.

SPI Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes SPT_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes SPT.

DisplayPort Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes DP_85D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes DISPLAYPORT.

PCI-Express Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include PCIe_85D and CLK_PCIe_90D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes PCIe.

System Clock Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CLK_SLOW_55S and CLK_25M_55S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CLK_SLOW and CLK_25M.

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints for PCH nets like LPC_AD, SMBUS_PCH_CLK, HDA_BIT_CLK, etc.

Chipset Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists various electrical constraints for chipset nets like DP_EXTA_ML, PCIE_T29_R2D_C, etc.

Clock Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE, SPACING. Lists clock net properties like SYSCLK_CLK32K_RTC, SYSCLK_CLK25M_SB, etc.

Apple Inc. PCH Constraints 2. Drawing number 051-8871. Revision 2.5.0. Includes a notice of proprietary property and page information (103 OF 109 SHEET 69 OF 74).

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50G	*	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	+50_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	+3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR_DATA	*	8MIL	?

CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_110D	*	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF	+110_OHM_DIFF


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	+3:1_SPACING	?

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
ENET_50S	ENET_3X	ENET_3X	BCM5764 CLK25M XTALI
ENET_50S	ENET_3X	ENET_3X	BCM5764 CLK25M XTALO
ENET_50S	ENET_3X	ENET_3X	ENET RESET L
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3..0>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<3..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET CR_DATA<7..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	ENET CR_CMD
ENET_CR_CLK	ENET_50S	ENET_CR_DATA	ENET CR_CLK
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN DATA<7..0>
ENET_CR_DATA	ENET_50S	ENET_CR_DATA	SDCONN CMD
ENET_CR_CLK	ENET_50S	ENET_CR_DATA	SDCONN CLK

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_P0_TPA	FW_110D	FW_TP	FW P0 TPA P
FW_P0_TPA	FW_110D	FW_TP	FW P0 TPA N
FW_P0_TPB	FW_110D	FW_TP	FW P0 TPB P
FW_P0_TPB	FW_110D	FW_TP	FW P0 TPB N
FW_P1_TPA	FW_110D	FW_TP	FW P1 TPA P
FW_P1_TPA	FW_110D	FW_TP	FW P1 TPA N
FW_P1_TPB	FW_110D	FW_TP	FW P1 TPB P
FW_P1_TPB	FW_110D	FW_TP	FW P1 TPB N
Port 2 Not Used			

SYMC_MASTER-CONSTRAINTS		SYMC_DATE=04/05/2011	
PAGE TITLE			
Ethernet/FW Constraints			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE D
	REVISION	2.5.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	104	OF	109
SHEET	70	OF	74

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	+2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	-STANDARD	-STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	+2x_DIELECTRIC	?

DP/T29 Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29DP_80D	*	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF
T29DP_100D	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	+5x_DIELECTRIC	?	T29DP	TOP_BOTTOM	+7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0> 8 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0> 8 33
DP_T29SNK0_MI	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0> 33
DP_T29SNK0_MI	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P 8 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N 8 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P 33
DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0> 33
DP_T29SNK1_MI	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0> 33
DP_T29SNK1_MI	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0> 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P 33
DP_85D	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P 33
DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N 33
T29_I2C_55S	T29_I2C	I2C T29 SCL	33 43
T29_I2C_55S	T29_I2C	I2C T29 SDA	33 43
T29_SPI_CLK	T29_SPI_55S	T29_SPI	T29_SPI_CLK 33
T29_SPI_MOSI	T29_SPI_55S	T29_SPI	T29_SPI MOSI 33
T29_SPI_MISO	T29_SPI_55S	T29_SPI	T29_SPI MISO 33
T29_SPI_CS_L	T29_SPI_55S	T29_SPI	T29_SPI CS L 33
T29DP_80D	T29DP	T29 R2D C P<3..0>	33 63
T29DP_80D	T29DP	T29 R2D C N<3..0>	33 63
T29DP_80D	T29DP	T29 D2R P<3..0>	33 63
T29DP_80D	T29DP	T29 D2R N<3..0>	33 63
T29DP_80D	T29DP	T29 R2D P<0>	63
T29DP_80D	T29DP	T29 R2D N<0>	63
T29DP_80D	T29DP	T29 R2D P<1>	63
T29DP_80D	T29DP	T29 R2D N<1>	63
T29DP_80D	T29DP	T29 R2D C F P<1..0>	63
T29DP_80D	T29DP	T29 R2D C F N<1..0>	63
T29DP_80D	T29DP	T29 D2R C P<0>	63 64
T29DP_80D	T29DP	T29 D2R C N<0>	63 64
T29DP_80D	T29DP	T29 D2R C P<1>	63 64
T29DP_80D	T29DP	T29 D2R C N<1>	63 64
T29DP_80D	T29DP	T29DPA D2R1 AUXCH P	64
T29DP_80D	T29DP	T29DPA D2R1 AUXCH N	64
T29DP_80D	T29DP	DP SDRVA ML C P<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML C N<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML R P<3..0>	63
T29DP_80D	T29DP	DP SDRVA ML R N<3..0>	63
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<0>
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<0>
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML P<1>
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML N<1>
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2>
DP_SDRVA_MI_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2>
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3>
DP_SDRVA_MI_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C P
T29DP_80D	T29DP	T29DP	DP SDRVA AUXCH C N
T29DPA_MI_ODD	T29DP_80D	T29DP	T29DPA ML P<1>
T29DPA_MI_ODD	T29DP_80D	T29DP	T29DPA ML N<1>
T29DPA_MI_ODD	T29DP_80D	T29DP	T29DPA ML P<3>
T29DPA_MI_ODD	T29DP_80D	T29DP	T29DPA ML N<3>
T29DP_80D	T29DP	T29DP	T29DPA ML P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML N<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C P<3..0>
T29DP_80D	T29DP	T29DP	T29DPA ML C N<3..0>
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH P
DP_A_EXT_AUXCH	T29DP_80D	T29DP	DP A EXT AUXCH N

T29 IC Net Properties

T29/DP Net Properties

SYMC_WAFER_CONSTRAINTS		SYMC_DATE=04/05/2011	
PAGE TITLE			
T29 Constraints			
Apple Inc.		DRAWING NUMBER	051-8871
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.5.0
		PAGE	105 OF 109
		SHEET	71 OF 74

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	-STANDARD	-STANDARD	-STANDARD	-STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_50S	SMB		SMBUS_SMC_A_S3_SCL 43
SMBUS_SMC_A_S3_SDA	SMB_50S	SMB		SMBUS_SMC_A_S3_SDA 43
SMBUS_SMC_B_S0_SCL	SMB_50S	SMB		SMBUS_SMC_B_S0_SCL 43
SMBUS_SMC_B_S0_SDA	SMB_50S	SMB		SMBUS_SMC_B_S0_SDA 43
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB		SMBUS_SMC_0_S0_SCL 43
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB		SMBUS_SMC_0_S0_SDA 43
SMBUS_SMC_BSA_SCL	SMB_50S	SMB		SMBUS_SMC_BSA_SCL 43
SMBUS_SMC_BSA_SDA	SMB_50S	SMB		SMBUS_SMC_BSA_SDA 43
SMBUS_SMC_MGMT_SCL	SMB_50S	SMB		SMBUS_SMC_MGMT_SCL 43
SMBUS_SMC_MGMT_SDA	SMB_50S	SMB		SMBUS_SMC_MGMT_SDA 43

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING	
CHGR_CSI	1T01_DIFFPAIR			CHGR_CSI_P 92
	1T01_DIFFPAIR			CHGR_CSI_N 92
CHGR_CSO	1T01_DIFFPAIR			CHGR_CSO_P 92
	1T01_DIFFPAIR			CHGR_CSO_N 92

D

D

C


C

B

B

A

A

SMC CONSTRAINTS		SMC CONSTRAINTS	
PAGE TITLE			
SMC Constraints			
 Apple Inc.	DRAWING NUMBER	051-8871	SIZE
	REVISION	2.5.0	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		106 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		72 OF 74	
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
THERM_1T01_55S	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR
DIFFPAIR	*	+1:1_DIFFPAIR	+55_OHM_SE	+55_OHM_SE	+55_OHM_SE	+1:1_DIFFPAIR	+1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	+2:1_SPACING	?
THERM	*	+2:1_SPACING	?
AUDIO	*	+2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	+STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P20M	*	0.20 MM	1000
PWR_P20M	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P20M
MEM_CMD	GND	*	GND_P20M
MEM_CTRL	GND	*	GND_P20M
MEM_DATA	GND	*	GND_P20M
MEM_SQS	GND	*	GND_P20M

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE
MEM_72D	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE
MEM_72S	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE
MEM_85D	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE
PCIE_85D	*	OVERVERRIDE	OVERVERRIDE	0.076 MM	10 MM	OVERVERRIDE	OVERVERRIDE
USB_85D	*	OVERVERRIDE	OVERVERRIDE	0.1 MM	500 MIL	OVERVERRIDE	OVERVERRIDE
CPU_274S	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE
CLK_PCIE_85D	*	OVERVERRIDE	OVERVERRIDE	0.09 MM	400 MIL	OVERVERRIDE	OVERVERRIDE

A Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
ENET_100D	ENETCONN	ENETCONN	ENETCONN P<3..0>
ENET_100D	ENETCONN	ENETCONN	ENETCONN N<3..0>
SATA_90D	SATA	SATA	SATA ODD D2R UF P
SATA_90D	SATA	SATA	SATA ODD D2R UF N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR OUT N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN P
SATA_90D	SATA	SATA	SATA HDD D2R RDRVR IN N
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT P
SATA_90D	SATA	SATA	SATA HDD R2D RDRVR OUT N
SENSE_DIFFPAIR	THERM	THERM	CPUTHMSNS D2 P
SENSE_DIFFPAIR	THERM	THERM	CPUTHMSNS D2 N
CPU_THERMD	THERM	THERM	CPU THERMD P
CPU_THERMD	THERM	THERM	CPU THERMD N
SENSE_DIFFPAIR	THERM	THERM	T29 THERMD P
SENSE_DIFFPAIR	THERM	THERM	T29 THERMD N
SENSE_DIFFPAIR	THERM	THERM	T29 MLBBOT THMSNS P
SENSE_DIFFPAIR	THERM	THERM	T29 MLBBOT THMSNS N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HS COMPUTING N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HS COMPUTING P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HS OTHER N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HS OTHER P
SENSE_DIFFPAIR	SENSE	SENSE	CPUVCCIOS0 CS N
SENSE_DIFFPAIR	SENSE	SENSE	CPUVCCIOS0 CS P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS1 P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS1 N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS2 P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS2 N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS1G P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS1G N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUM R P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUM R N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUMG R P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUMG R N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISNS N
SENSE_DIFFPAIR	SENSE	SENSE	VCCSAS0 CS P
SENSE_DIFFPAIR	SENSE	SENSE	VCCSAS0 CS N
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUMG P
SENSE_DIFFPAIR	SENSE	SENSE	CPUI MVP ISUMG N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS CPU N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS CPU P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HDD N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HDD P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HDD R N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS HDD R P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS LCDBKLT N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS LCDBKLT P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS ODD N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS ODD P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS ODD R N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS ODD R P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS LV5_S3 N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS LV5_S3 P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS P1V8GPU R N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS P1V8GPU R P
SENSE_DIFFPAIR	SENSE	SENSE	ISNS AIRPORT N
SENSE_DIFFPAIR	SENSE	SENSE	ISNS AIRPORT P
LVDS_90D	LVDS	LVDS	LVDS CONN A CLK F N
LVDS_90D	LVDS	LVDS	LVDS CONN A CLK F P

Audio Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP INR P
SPKRAMP_INR	DIFFPAIR	AUDIO	SPKRAMP INR N
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R P
MAX98300_R	DIFFPAIR	AUDIO	MAX98300 R N

K21/K78 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN P
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN N
1T01_DIFFPAIR			CHGR CSI R P
1T01_DIFFPAIR			CHGR CSI R N
1T01_DIFFPAIR			CHGR CSO R P
1T01_DIFFPAIR			CHGR CSO R N
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED P
USB_EXTN	USB_85D	USB	USB2_EXTN_MUXED N
USB_EXTN	USB_85D	USB	USB2_LT1 P
USB_EXTN	USB_85D	USB	USB2_LT1 N
USB_85D	USB		CONN_USB2_BT_P
USB_85D	USB		CONN_USB2_BT_N
USB_85D	USB		USB_LT2 P
USB_85D	USB		USB_LT2 N
DP_85D	DISPLAYPORT		DP_IG_AUX_CH_C_P
DP_85D	DISPLAYPORT		DP_IG_AUX_CH_C_N
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_L_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_SUB_N_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_P_OUT
SPK_OUT	DIFFPAIR	AUDIO	SPKRAMP_R_N_OUT
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_SUB_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_L_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SSM2315_R_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_N_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO1_P_R
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_N_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	AUD_LO2_P_L
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INL_N
AUD_DIFF	DIFFPAIR	AUDIO	SPKRAMP_INR_P
AUD_DIFF	DIFFPAIR	AUDIO	SPKRAMP_INR_N
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_P
AUD_DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP_INSUB_N
USB_85D	USB		USB_TPAD_R_P
USB_85D	USB		USB_TPAD_R_N
SB_POWER			PP3V3_S5
SB_POWER			PP3V3_S0
GND			GND

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
USB_EXTN	USB_85D	USB	USB_EXTN_MUXED P
USB_EXTN	USB_85D	USB	USB_EXTN_MUXED N
USB_EXTN	USB_85D	USB	USB_LT1 P
USB_EXTN	USB_85D	USB	USB_LT1 N
USB_TPAD	USB_85D	USB	USB_TPAD_CONN P
USB_TPAD	USB_85D	USB	USB_TPAD_CONN N
SMBUS_SMC_MGMT_SDA	SMB_55S	SMB	I2C_SMC_SMS_SDA R
SMBUS_SMC_MGMT_SCL	SMB_55S	SMB	I2C_SMC_SMS_SCL R
SMB_55S	SMB		I2C_TCON_SCL
SMB_55S	SMB		I2C_TCON_SDA
SMB_55S	SMB		I2C_TCON_SCL_CONN
SMB_55S	SMB		I2C_TCON_SDA_CONN

Project Specific Constraints

Apple Inc.

DRAWING NUMBER: 051-8871

REVISION: 2.5.0

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

PAGE: 108 OF 109

SHEET: 73 OF 74

K901 Board-Specific Spacing & Physical Constraints

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL. OF MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA				MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.140 MM	0.140 MM	=STANDARD	=STANDARD	=STANDARD
40_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.195 MM	0.1 MM			
37_OHM_SE	ISL3, ISL4, ISL9, ISL10	Y	0.160 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD
37_OHM_SE	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.2 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.2 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL10	Y	0.135 MM	0.135 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL4, ISL9	Y	0.155MM	0.155 MM		0.130 MM	0.130 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL10	Y	0.095 MM	0.1 MM		0.170 MM	0.170 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.115 MM	0.115 MM		0.170 MM	0.170 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.130 MM	0.130 MM		0.195 MM	0.195 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL10	Y	0.089 MM	0.089 MM		0.210 MM	0.210 MM
90_OHM_DIFF	ISL4, ISL9	Y	0.105 MM	0.105 MM		0.210 MM	0.210 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.210 MM	0.210 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL10	Y	0.074 MM	0.074 MM		0.250 MM	0.250 MM
100_OHM_DIFF	ISL4, ISL9	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.200 MM	0.200 MM

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL10	N	0.070 MM	0.070 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL4, ISL9	Y	0.071 MM	0.071 MM		0.300 MM	0.300 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.280 MM	0.280 MM

NOTE: These are Intel recommended impedances for PEG, unused on K901.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
48_OHM_SE	TOP, BOTTOM	Y	0.120 MM	0.165 MM			
48_OHM_SE	*	Y	0.097 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	Y	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL10	Y	0.110 MM	0.110 MM		0.170 MM	0.170 MM
80_OHM_DIFF	ISL4, ISL9	Y	0.129 MM	0.129 MM		0.170 MM	0.170 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.180 MM	0.180 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_DIFF_BGA	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
85_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
85_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 85_DIFF_BGA is 85-ohms differential impedance on outer layers and 80-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_DIFF_BGA	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
90_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
90_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 90_DIFF_BGA is 90-ohms differential impedance on outer layers and 85-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYMC: MAPPER-CONSTRAINTS		SYMC: DATE=06/06/2011	
PAGE TITLE			
PCB Rule Definitions			
DRAWING NUMBER		SIZE	
051-8871		D	
REVISION			
2.5.0			
BRANCH			
PAGE			
109 OF 109			
SHEET			
74 OF 74			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			