

8

7

6

5

4

3

2

1

- 1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
- 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
- 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHEM, MLB, M96

EVT

08/01/2008

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE

D

D

Page	Contents	Sync	Date
1	Table of Contents	N/A	N/A
2	System Block Diagram	WFERRY-WF	05/11/2006
3	Power Block Diagram	POWER	06/30/2005
4	CONFIGURATION OPTIONS	(N/A)	(N/A)
5	Acoustic Cap BOM Config Tables	N/A	N/A
6	Functional Test and No-Tests	(MASTER)	(MASTER)
7	Power Aliases	WFERRY	06/15/2006
8	SIGNAL ALIAS /RESET	(MASTER)	(MASTER)
9	CPU FSB	M97	02/04/2008
10	CPU Power & Ground	(MASTER)	(MASTER)
11	CPU Decoupling & VID	MSARWAR	04/26/2006
12	eXtended Debug Port (XDP)	M97	02/04/2008
13	MCP CPU Interface	M97	02/04/2008
14	MCP Memory Interface	M97	02/04/2008
15	MCP Memory Misc	M97	02/04/2008
16	MCP PCIe Interfaces	M97	02/04/2008
17	MCP Ethernet & Graphics	M97	02/04/2008
18	MCP PCI & LPC	M97	02/04/2008
19	MCP SATA & USB	M97	02/04/2008
20	MCP HDA & MISC	M97	02/04/2008
21	MCP Power & Ground	M97	02/04/2008
22	MCP Standard Decoupling	M97	02/04/2008
23	MCP Graphics Support	M97	02/04/2008
24	SB Misc	M97	02/04/2008
25	FSB/DDR3 Vref Margining	BEN	01/15/2008
26	DDR3 Support	T18_MLB	01/30/2008
27	DDR3 DRAM Channel A (0-31)	(MASTER)	(MASTER)
28	DDR3 DRAM Channel A (32-63)	(MASTER)	(MASTER)
29	DDR3 DRAM Channel B (0-31)	(MASTER)	(MASTER)
30	DDR3 DRAM Channel B (32-63)	(MASTER)	(MASTER)
31	DDR BYPASSING 1	MEMORY	06/20/2005
32	DDR BYPASSING 2	MEMORY	06/20/2005
33	Memory Active Termination	M70	01/09/2007
34	Wireless M93 Connector	M70	01/09/2007
35	Hatch and Audio Connectors	(MASTER)	(MASTER)
36	SATA Connectors	CHANGZHANG	02/05/2008
37	USB EXTERNAL CONNECTORS	M70	01/09/2007
38	IPD Connector		
39	SMC	M97	02/21/2008
40	SMC SUPPORT	M70	01/09/2007
41	LPC+SPI Debug Connector	CHANGZHANG	01/24/2008

Page	Contents	Sync	Date
42	M97 SMBUS CONNECTIONS	BEN	02/04/2008
43	Voltage Sensors	M70	01/09/2007
44	Current Sensing	YUNNU	02/04/2008
45	TEMPERATURE SENSORS	M70	01/09/2007
46	Fan	M70	01/09/2007
47	Sudden Motion Sensor (SMS)	M76_MLB	01/12/2007
48	SPI ROM	CHANGZHANG	02/15/2008
49	DC-In & Battery Connectors	M70	01/09/2007
50	IMVP6 CPU VCore Regulator	POWER	07/13/2005
51	MCP CORE REGULATOR	MINGJING	06/24/2008
52	1.8V LDO Supply		
53	1V05 S5 Power Supply	RXU_K20	05/21/2008
54	1.5V/0.75V Supplies	M70	01/09/2007
55	5V / 3.3V Power Supply	RXU_K20	05/21/2008
56	POWER SEQUENCING	YUAN.MA	02/04/2008
57	POWER FETS	YUAN.MA	02/04/2008
58	PBUS Supply/Battery Charger	M70	01/09/2007
59	LVDS,Camera Conn. and ALS Conn.	GPU	06/23/2006
60	DISPLAYPORT SUPPORT	NMARTIN	12/18/2007
61	DisplayPort Connector	M98_MLB	01/17/2008
62	LED Backlight Driver	(MASTER)	(MASTER)
63	LCD Backlight Support	M97	02/04/2008
64	Additional CPU/GPU Decoupling		
65	CPU/FSB Constraints	M97	02/04/2008
66	Memory Constraints	M97	02/04/2008
67	MCP Constraints 1	M97	02/04/2008
68	MCP Constraints 2	M97	02/04/2008
69	SMC Constraints	M97	02/04/2008
70	M96 Power and Ground Nets	(MASTER)	(MASTER)
71	M96 RULE DEFINITIONS	M97	02/04/2008

C

C

B

B



A

A

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7631	1	SCHEM, MLB, M96	SCH	CRITICAL	
820-2375	1	PCBF, MLB, M96	PCB	CRITICAL	

DRAWING
TITLE=M96_MLB
ABBREV=DRAWING
LAST_MODIFIED=01 Aug 1 09:54:13 2008

<p style="text-align: center;">DIMENSIONS ARE IN MILLIMETERS</p> <p>XX : _____</p> <p>X.XX : _____</p> <p>X.XXX : _____</p> <p>ANGLES : _____</p> <p style="text-align: center;">DO NOT SCALE DRAWING</p> <p style="text-align: center;">  THIRD ANGLE PROJECTION </p>	METRIC	 APPLE INC.												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DRAPFER</td> <td>DESIGN CK</td> </tr> <tr> <td>ENG APPD</td> <td>MFG APPD</td> </tr> <tr> <td>QA APPD</td> <td>DESIGNER</td> </tr> <tr> <td>RELEASE</td> <td>SCALE</td> </tr> </table>	DRAPFER	DESIGN CK	ENG APPD	MFG APPD	QA APPD	DESIGNER	RELEASE	SCALE	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>SIZE</td> <td>NONE</td> </tr> <tr> <td>MATERIAL/FINISH</td> <td>NOTED AS APPLICABLE</td> </tr> </table>	SIZE	NONE	MATERIAL/FINISH	NOTED AS APPLICABLE	<p style="text-align: center;">NOTICE OF PROPRIETARY PROPERTY</p> <p style="font-size: small;">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p style="font-size: x-small;">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p> <p style="text-align: center; font-weight: bold; font-size: large;">SCHEM, MLB, M96</p> <p style="font-size: x-small;">DRAWING NUMBER 051-7631 REV. 2.3.0</p> <p style="text-align: right; font-size: x-small;">SHT 1 OF 71</p>
DRAPFER	DESIGN CK													
ENG APPD	MFG APPD													
QA APPD	DESIGNER													
RELEASE	SCALE													
SIZE	NONE													
MATERIAL/FINISH	NOTED AS APPLICABLE													

8

7

6


5

4

3

2

1



System Block Diagram

SYNC_MASTER=WFERRY-WF SYNC_DATE=05/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	2		

M96 POWER SYSTEM ARCHITECTURE



Power Block Diagram
 SYNC_MASTER=POWER SYNC_DATE=06/30/2005
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	3		71

BOMs

BOM NUMBER	BOM NAME	BOM OPTIONS
630-9734	PCBA,MLB,1.6GHZ,HY 2GB,SS CAP,M96	EEE_4DA,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_6GHZ
630-9735	PCBA,MLB,1.6GHZ,HY 2GB,MU CAP,M96	EEE_4DB,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_6GHZ
630-9514	PCBA,MLB,1.6GHZ,HY 2GB,TY CAP,M96	EEE_2AL,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_6GHZ
630-9738	PCBA,MLB,1.8GHZ,HY 2GB,SS CAP,M96	EEE_4DC,M96_COMMON,M96_HYNIX,M96_SS_CAP,CPU_1_8GHZ
630-9516	PCBA,MLB,1.8GHZ,HY 2GB,MU CAP,M96	EEE_2AN,M96_COMMON,M96_HYNIX,M96_MU_CAP,CPU_1_8GHZ
630-9517	PCBA,MLB,1.8GHZ,HY 2GB,TY CAP,M96	EEE_2AP,M96_COMMON,M96_HYNIX,M96_TY_CAP,CPU_1_8GHZ

BOMOPTION Groups

BOM GROUP	BOM OPTIONS
M96_COMMON	ALTERNATE,COMMON,M96_COMMON1,M96_COMMON2,M96_COMMON3
M96_COMMON1	MCP_B02,BOOTROM_DEVEL,SMC_PRGRM,BOOT_MODE_USER,JTAG_ALLDEV,MEMRESET_HW,MEMRESET_MCP,VREFMRGN
M96_COMMON2	LPCPLUS,XDP,XDP_CONN
M96_COMMON3	MCP_CS1_NO
M96_HYNIX	DRAM_HYNIX
M96_MICRON	DRAM_MICRON,DRAM_SPD_2
M96_SS_CAP	SS_CAP_2_2UF,SS_CAP_10UF,SS_CAP_1UF
M96_MU_CAP	MU_CAP_2_2UF,MU_CAP_10UF,MU_CAP_1UF
M96_TY_CAP	TY_CAP_2_2UF,TY_CAP_10UF,TY_CAP_1UF

Bar Code Label / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:4DA]	CRITICAL	EEE_4DA
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:4DB]	CRITICAL	EEE_4DB
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:2AL]	CRITICAL	EEE_2AL
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:4DC]	CRITICAL	EEE_4DC
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:2AN]	CRITICAL	EEE_2AN
826-4393	1	LBL,F/N LABEL,PCB,28MM X 6 MM	[EEE:2AP]	CRITICAL	EEE_2AP

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S3658	1	IC,PDC,QS,1.60GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_6GHZ
337S3659	1	IC,PDC,QS,1.80GHZ,17M,1066,6M	U1000	CRITICAL	CPU_1_8GHZ
338S0604	1	IC,GMCP,MCP79U-A01Q,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_A01Q
338S0601	1	IC,GMCP,MCP79U-B01,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B01
338S0637	1	IC,GMCP,MCP79U-B02,27MMX27MM,BGA1588	U1400	CRITICAL	MCP_B02
335S0615	1	IC,32MBIT 8-PIN SERIAL FLASH, WSON8	U6100	CRITICAL	BOOTROM_BLANK_4MB
341S2382	1	IC,EPI,BOOTROM DEVELOPMENT (UNLOCKED),M96	U6100	CRITICAL	BOOTROM_DEVEL
341S2326	1	IC,EPI,BOOTROM FINAL (LOCKED),M96	U6100	CRITICAL	BOOTROM_FINAL
338S0563	1	IC,SMC,HS8/2117	U4900	CRITICAL	SMC_BLANK
341S2327	1	IC,PRGRM,SMC (NEW),M96	U4900	CRITICAL	SMC_PRGRM
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_HYNIX
333S0476	4	HYNIX,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_HYNIX
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3100,U3110,U3120,U3130	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3200,U3210,U3220,U3230	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3300,U3310,U3320,U3330	CRITICAL	DRAM_MICRON
333S0475	4	MICRON,DDR3,128M16,9x11.5	U3400,U3410,U3420,U3430	CRITICAL	DRAM_MICRON
353S1938	1	IC,ISL6258,REV2,BAT CHGR, 28P QFN	U7900	CRITICAL	

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	REFERENCE DESIGNATOR(S)	DESCRIPTION	BOM OPTION
128S0093	128S0092	ALL	33UF 20% 16V DCASE	
376S0466	376S0410	ALL	Si4413 for Si4405	
740S0067	740S0028	ALL	0.5A OC FUSE	
104S0023	104S0018	ALL	1206 1/4W .002 OHM	
152S0684	152S0421	ALL	1.0UH,22A,10MOHM	
376S0627	376S0723	ALL	POWER NFET, 30V, 18A	
152S0905	152S0861	ALL	IND,IHLP4040CZ,0.68uH,18A	


CONFIGURATION OPTIONS

SYNC_MASTER=(N/A) SYNC_DATE=(N/A)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	4		

Functional Test Points

NB NO_TESTS
These are normally testpoints but become NC
NO_TEST

FUNC TEST - BATTERY CONNECTOR

x2	E649	TRUE	BATT_POS	49
x2	E649	TRUE	GND	
E649	TRUE	SMC_BS_ALRT_L	39 40 49	
E649	TRUE	SMBUS_SMC_BSA_SCL	42 69	
E649	TRUE	SMBUS_SMC_BSA_SDA	42 69	

FUNC TEST - DC-IN CONNECTOR

x6	E649	TRUE	PP18V5_DCIN	49 70
E649	TRUE	ADAPTER_SENSE	49	
x6	E700	TRUE	GND	

FUNC TEST - FAN CONNECTOR

E649	TRUE	=PP5V_S0_FAN	7 46
E649	TRUE	FAN_RT_PWM	46
E649	TRUE	FAN_RT_TACH	46
E710	TRUE	GND	

FUNC TEST - AIRPORT

E649	TRUE	CK505_SRC_CLKREQ6_L	6
E747	TRUE	PCIE_WAKE_L	6 16 34
E747	TRUE	AIRPORT_RST_L	6 24 34
E747	TRUE	=SMB_AIRPORT_CLK	6 34 42
E747	TRUE	=SMB_AIRPORT_DATA	6 34 42
E747	TRUE	GND	

FUNC TEST - MIC

E649	TRUE	PP3V3_S0_MIC_F	59 70
E649	TRUE	AUD_MIC_DATA_F	59
E649	TRUE	AUD_MIC_CLK_F	59
E700	TRUE	GND_MIC_F	59

FUNC TEST - AUDIO CONNECTOR

E649	TRUE	HDA_SYNC	20 35 68
E649	TRUE	HDA_BIT_CLK	20 35 68
E649	TRUE	AUD_MIC_DATA	35 59
E649	TRUE	HDA_SDOUT	20 35 68
E649	TRUE	=PPVIN_S0_AUDIO	7 35
E649	TRUE	HDA_SDIN0	20 35 68
E649	TRUE	AUD_MIC_CLK	35 59
E649	TRUE	PM_SLP_S3_L	20 34 35 39 56

FUNC TEST - IPD CONNECTOR

E649	TRUE	SMC_LID	38 39 40
E649	TRUE	PP3V42_G3H_IPD_F	38 70
E649	TRUE	SMC_SYS_KBDLED	38 39
E649	TRUE	SMC_SYS_LED	38 39
E649	TRUE	=USB2_TPAD_N	8 38
E649	TRUE	=USB2_TPAD_P	8 38
E649	TRUE	SMC_ONOFF_L	6 38 39 40
E649	TRUE	=USB2_IR_N	6 8 38
E649	TRUE	=USB2_IR_P	6 8 38
E649	TRUE	PP5V_S0_KBDLED_F	6 38 70
E649	TRUE	PP5V_S3_TOPCASE_F	38 70
E649	TRUE	=I2C_TPAD_SCL	38 42
E649	TRUE	=I2C_TPAD_SDA	38 42
E649	TRUE	SMC_ONOFF_L	6 38 39 40
E649	TRUE	=USB2_IR_N	6 8 38
E649	TRUE	=USB2_IR_P	6 8 38
E649	TRUE	PP5V_S0_KBDLED_F	6 38 70
E649	TRUE	LSOC_PRESS_H_R	38

FUNC TEST - M93 WIRELESS CONNECTOR

E649	TRUE	AIRPORT_RST_L	6 24 34
E649	TRUE	PCIE_WAKE_L	6 16 34
E649	TRUE	CK505_SRC_CLKREQ6_L	6
E649	TRUE	PCIE_CLK100M_MINI_N_F	6 24
E649	TRUE	PCIE_CLK100M_MINI_P_F	6 24
E649	TRUE	PCIE_E_D2R_N_F	6 24
E649	TRUE	PCIE_E_D2R_P_F	6 24
E649	TRUE	PP5V_S0	6 34
E649	TRUE	PCIE_E_R2D_C_N_F	6 34
E649	TRUE	PCIE_E_R2D_C_P_F	6 34
E649	TRUE	AIRPORT_RST_L	6 24 34
E649	TRUE	=SMB_AIRPORT_DATA	6 34 42
E649	TRUE	PP3V3_S5	6 34 42
E649	TRUE	=SMB_AIRPORT_CLK	6 34 42
E649	TRUE	PCIE_E_R2D_C_N_F	6 34
E649	TRUE	PCIE_E_R2D_C_P_F	6 34
E649	TRUE	PP3V3_S3_AP_AUX	34 70

FUNC TEST - Power Supplies

E649	TRUE	PPVCORE_S0_CPU	7 70
E649	TRUE	PP0V75_S0	7 70
E649	TRUE	PP1V05_S0	7 70
E649	TRUE	PP1V5_S0	7 70
E649	TRUE	PP1V5_S3	7 70
E649	TRUE	PP1V05_S5	7 70
E649	TRUE	PPMPCORE_S0	7 70
E649	TRUE	PP5V_S0	7 70
E649	TRUE	PP3V3_S0	7 70
E649	TRUE	PP3V3_S3	7 70
E649	TRUE	PP5V_S3	7 70
E649	TRUE	PP3V3_S5	7 70
E649	TRUE	PP3V42_G3H	7 70
E649	TRUE	PP18V5_G3H	7 70
E649	TRUE	PPDCIN_G3H	7 70
E649	TRUE	PPBUS_G3H	7 70
E649	TRUE	PPBUS_R_G3H	7 70
E649	TRUE	PP1V8_S0	7 70

FUNC TEST - SATA HDD

E649	TRUE	PP3V3_S0_HDD_F	36 70
E649	TRUE	SATA_HDD_R2D_N	36 67
E649	TRUE	SATA_HDD_R2D_P	36 67
E649	TRUE	SATA_HDD_D2R_C_N	36 67
E649	TRUE	SATA_HDD_D2R_C_P	36 67
E700	TRUE	GND	

FUNC TEST - RIO HATCH CONNECTOR

E649	TRUE	DP_ML_C_N<3..0>	61 67
E649	TRUE	DP_ML_C_P<3..0>	61 67
E649	TRUE	DP_AUX_CH_C_N	35 60 61 67
E649	TRUE	DP_AUX_CH_C_P	35 60 61 67
E649	TRUE	DP_CA_DET_Q	35 61
E649	TRUE	HDMI_CEC	35 61
E649	TRUE	DP_HPD_Q	35 61
E649	TRUE	PP3V3_S0_DPPWR	35 61 70
E649	TRUE	USB2_EXTA_F_P	35 37
E649	TRUE	USB2_EXTA_F_N	35 37
E649	TRUE	PP5V_S3_USB2_EXTA_F	35 37 70
E649	TRUE	GND	

x1 E649 TRUE GND

FUNC TEST - XDP/ITP CONNECTOR

E649	TRUE	XDP_BPM_L<0..5>	25 12
E649	TRUE	TP_XDP_OBSFN_B0	12
E649	TRUE	TP_XDP_OBSFN_B1	12
E649	TRUE	TP_XDP_OBSFN_B2	12
E649	TRUE	TP_XDP_OBSFN_B3	12
E649	TRUE	TP_XDP_OBSFN_B4	12
E649	TRUE	TP_XDP_OBSFN_B5	12
E649	TRUE	TP_XDP_OBSFN_B6	12
E649	TRUE	TP_XDP_OBSFN_B7	12
E649	TRUE	TP_XDP_OBSFN_B8	12
E649	TRUE	TP_XDP_OBSFN_B9	12
E649	TRUE	TP_XDP_OBSFN_B10	12
E649	TRUE	TP_XDP_OBSFN_B11	12
E649	TRUE	TP_XDP_OBSFN_B12	12
E649	TRUE	TP_XDP_OBSFN_B13	12
E649	TRUE	TP_XDP_OBSFN_B14	12
E649	TRUE	TP_XDP_OBSFN_B15	12
E649	TRUE	TP_XDP_OBSFN_B16	12
E649	TRUE	TP_XDP_OBSFN_B17	12
E649	TRUE	TP_XDP_OBSFN_B18	12
E649	TRUE	TP_XDP_OBSFN_B19	12
E649	TRUE	TP_XDP_OBSFN_B20	12
E649	TRUE	TP_XDP_OBSFN_B21	12
E649	TRUE	TP_XDP_OBSFN_B22	12
E649	TRUE	TP_XDP_OBSFN_B23	12
E649	TRUE	TP_XDP_OBSFN_B24	12
E649	TRUE	TP_XDP_OBSFN_B25	12
E649	TRUE	TP_XDP_OBSFN_B26	12
E649	TRUE	TP_XDP_OBSFN_B27	12
E649	TRUE	TP_XDP_OBSFN_B28	12
E649	TRUE	TP_XDP_OBSFN_B29	12
E649	TRUE	TP_XDP_OBSFN_B30	12
E649	TRUE	TP_XDP_OBSFN_B31	12
E649	TRUE	TP_XDP_OBSFN_B32	12
E649	TRUE	TP_XDP_OBSFN_B33	12
E649	TRUE	TP_XDP_OBSFN_B34	12
E649	TRUE	TP_XDP_OBSFN_B35	12
E649	TRUE	TP_XDP_OBSFN_B36	12
E649	TRUE	TP_XDP_OBSFN_B37	12
E649	TRUE	TP_XDP_OBSFN_B38	12
E649	TRUE	TP_XDP_OBSFN_B39	12
E649	TRUE	TP_XDP_OBSFN_B40	12
E649	TRUE	TP_XDP_OBSFN_B41	12
E649	TRUE	TP_XDP_OBSFN_B42	12
E649	TRUE	TP_XDP_OBSFN_B43	12
E649	TRUE	TP_XDP_OBSFN_B44	12
E649	TRUE	TP_XDP_OBSFN_B45	12
E649	TRUE	TP_XDP_OBSFN_B46	12
E649	TRUE	TP_XDP_OBSFN_B47	12
E649	TRUE	TP_XDP_OBSFN_B48	12
E649	TRUE	TP_XDP_OBSFN_B49	12
E649	TRUE	TP_XDP_OBSFN_B50	12
E649	TRUE	TP_XDP_OBSFN_B51	12
E649	TRUE	TP_XDP_OBSFN_B52	12
E649	TRUE	TP_XDP_OBSFN_B53	12
E649	TRUE	TP_XDP_OBSFN_B54	12
E649	TRUE	TP_XDP_OBSFN_B55	12
E649	TRUE	TP_XDP_OBSFN_B56	12
E649	TRUE	TP_XDP_OBSFN_B57	12
E649	TRUE	TP_XDP_OBSFN_B58	12
E649	TRUE	TP_XDP_OBSFN_B59	12
E649	TRUE	TP_XDP_OBSFN_B60	12
E649	TRUE	TP_XDP_OBSFN_B61	12
E649	TRUE	TP_XDP_OBSFN_B62	12
E649	TRUE	TP_XDP_OBSFN_B63	12
E649	TRUE	TP_XDP_OBSFN_B64	12
E649	TRUE	TP_XDP_OBSFN_B65	12
E649	TRUE	TP_XDP_OBSFN_B66	12
E649	TRUE	TP_XDP_OBSFN_B67	12
E649	TRUE	TP_XDP_OBSFN_B68	12
E649	TRUE	TP_XDP_OBSFN_B69	12
E649	TRUE	TP_XDP_OBSFN_B70	12
E649	TRUE	TP_XDP_OBSFN_B71	12
E649	TRUE	TP_XDP_OBSFN_B72	12
E649	TRUE	TP_XDP_OBSFN_B73	12
E649	TRUE	TP_XDP_OBSFN_B74	12
E649	TRUE	TP_XDP_OBSFN_B75	12
E649	TRUE	TP_XDP_OBSFN_B76	12
E649	TRUE	TP_XDP_OBSFN_B77	12
E649	TRUE	TP_XDP_OBSFN_B78	12
E649	TRUE	TP_XDP_OBSFN_B79	12
E649	TRUE	TP_XDP_OBSFN_B80	12
E649	TRUE	TP_XDP_OBSFN_B81	12
E649	TRUE	TP_XDP_OBSFN_B82	12
E649	TRUE	TP_XDP_OBSFN_B83	12
E649	TRUE	TP_XDP_OBSFN_B84	12
E649	TRUE	TP_XDP_OBSFN_B85	12
E649	TRUE	TP_XDP_OBSFN_B86	12
E649	TRUE	TP_XDP_OBSFN_B87	12
E649	TRUE	TP_XDP_OBSFN_B88	12
E649	TRUE	TP_XDP_OBSFN_B89	12
E649	TRUE	TP_XDP_OBSFN_B90	12
E649	TRUE	TP_XDP_OBSFN_B91	12
E649	TRUE	TP_XDP_OBSFN_B92	12
E649	TRUE	TP_XDP_OBSFN_B93	12
E649	TRUE	TP_XDP_OBSFN_B94	12
E649	TRUE	TP_XDP_OBSFN_B95	12
E649	TRUE	TP_XDP_OBSFN_B96	12
E649	TRUE	TP_XDP_OBSFN_B97	12
E649	TRUE	TP_XDP_OBSFN_B98	12
E649	TRUE	TP_XDP_OBSFN_B99	12
E649	TRUE	TP_XDP_OBSFN_B100	12
E649	TRUE	TP_XDP_OBSFN_B101	12
E649	TRUE	TP_XDP_OBSFN_B102	12
E649	TRUE	TP_XDP_OBSFN_B103	12
E649	TRUE	TP_XDP_OBSFN_B104	12
E649	TRUE	TP_XDP_OBSFN_B105	12
E649	TRUE	TP_XDP_OBSFN_B106	12
E649	TRUE	TP_XDP_OBSFN_B107	12
E649	TRUE	TP_XDP_OBSFN_B108	12
E649	TRUE	TP_XDP_OBSFN_B109	12
E649	TRUE	TP_XDP_OBSFN_B110	12
E649	TRUE	TP_XDP_OBSFN_B111	12
E649	TRUE	TP_XDP_OBSFN_B112	12
E649	TRUE	TP_XDP_OBSFN_B113	12
E649	TRUE	TP_XDP_OBSFN_B114	12
E649	TRUE	TP_XDP_OBSFN_B115	12
E649	TRUE	TP_XDP_OBSFN_B116	12
E649	TRUE	TP_XDP_OBSFN_B117	12
E649	TRUE	TP_XDP_OBSFN_B118	12
E649	TRUE	TP_XDP_OBSFN_B119	12
E649	TRUE	TP_XDP_OBSFN_B120	12
E649	TRUE	TP_XDP_OBSFN_B121	12
E649	TRUE	TP_XDP_OBSFN_B122	12
E649	TRUE	TP_XDP_OBSFN_B123	12
E649	TRUE	TP_XDP_OBSFN_B124	12
E649	TRUE	TP_XDP_OBSFN_B125	12
E649	TRUE	TP_XDP_OBSFN_B126	12
E649	TRUE	TP_XDP_OBSFN_B127	12
E649	TRUE	TP_XDP_OBSFN_B128	12
E649	TRUE	TP_XDP_OBSFN_B129	12
E649	TRUE	TP_XDP_OBSFN_B130	12
E649	TRUE	TP_XDP_OBSFN_B131	12
E649	TRUE	TP_XDP_OBSFN_B132	12
E649	TRUE	TP_XDP_OBSFN_B133	12
E649	TRUE	TP_XDP_OBSFN_B134	12
E649	TRUE	TP_XDP_OBSFN_B135	12
E649	TRUE	TP_XDP_OBSFN_B136	12
E649	TRUE	TP_XDP_OBSFN_B137	12
E649	TRUE	TP_XDP_OBSFN_B138	12
E649	TRUE	TP_XDP_OBSFN_B139	12
E649	TRUE	TP_XDP_OBSFN_B140	12
E649	TRUE	TP_XDP_OBSFN_B141	12
E649	TRUE	TP_XDP_OBSFN_B142	12
E649	TRUE	TP_XDP_OBSFN_B143	12
E649	TRUE	TP_XDP_OBSFN_B144	12
E649	TRUE	TP_XDP_OBSFN_B145	12
E649	TRUE	TP_XDP_OBSFN_B146	12
E649	TRUE	TP_XDP_OBSFN_B147	12
E649	TRUE	TP_XDP_OBSFN_B148	12
E649	TRUE	TP_XDP_OBSFN_B149	12
E649	TRUE	TP_XDP_OBSFN_B150	12
E649	TRUE	TP_XDP_OBSFN_B151	12
E649	TRUE	TP_XDP_OBSFN_B152	12
E649	TRUE	TP_XDP_OBSFN_B153	12
E649	TRUE	TP_XDP_OBSFN_B154	12
E649	TRUE	TP_XDP_OBSFN_B155	12
E649	TRUE	TP_XDP_OBSFN_B156	12
E649	TRUE	TP_XDP_OBSFN_B157	12
E649	TRUE	TP_XDP_OBSFN_B158	12
E649	TRUE	TP_XDP_OBSFN_B159	12
E649	TRUE	TP_XDP_OBSFN_B160	12
E649	TRUE	TP_XDP_OBSFN_B161	12
E649	TRUE	TP_XDP_OBSFN_B162	12
E649	TRUE	TP_XDP_OBSFN_B163	12
E649	TRUE	TP_XDP_OBSFN_B164	12
E649	TRUE	TP_XDP_OBSFN_B165	12
E649	TRUE	TP_XDP_OBSFN_B166	12
E649	TRUE	TP_XDP_OBSFN_B167	12
E649	TRUE	TP_XDP_OBSFN_B168	12
E649	TRUE	TP_XDP_OBSFN_B169	12
E649	TRUE	TP_XDP_OBSFN_B170	12
E649	TRUE	TP_XDP_OBSFN_B171	12
E649	TRUE	TP_XDP_OBSFN_B172	12
E649	TRUE	TP_XDP_OBSFN_B173	12
E649	TRUE	TP_XDP_OBSFN_B174	12
E649	TRUE	TP_XDP_OBSFN_B175	12
E649	TRUE	TP_XDP_OBSFN_B176	12
E649	TRUE	TP_XDP_OBSFN_B177	12
E649	TRUE	TP_XDP_OBSFN_B178	12
E649	TRUE	TP_XDP_OBSFN_B179	12
E649	TRUE	TP_XDP_OBSFN_B180	12
E649	TRUE	TP_XDP_OBSFN_B181	12
E649	TRUE	TP_XDP_OBSFN_B182	12
E649	TRUE	TP_XDP_OBSFN_B183	12
E649	TRUE	TP_XDP_OBSFN_B184	12
E649	TRUE	TP_XDP_OBSFN_B185	12
E649	TRUE	TP_XDP_OBSFN_B186	12
E649	TRUE	TP_XDP_OBSFN_B187	12
E649	TRUE	TP_XDP_OBSFN_B188	12
E649	TRUE	TP_XDP_OBSFN_B189</	

"S0" RAILS

"S3" RAILS

"S5" RAILS

"G3H" RAILS

D

D

C



C

B


B

A


A



"RMGT" RAILS



PEX & SATA AVDD/DVDD aliases



Power Aliases

SYNC_MASTER=WFEERY SYNC_DATE=06/15/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	7 OF 71

EMI SPRING CLIPS



SMC ALIASES

Table mapping SMC aliases to NC SMC aliases and TP SMC aliases. Includes items like SMC_PA0, SMC_PA1, SMC_P26, etc.


PCI-E ALIASES

Table mapping PCI-E aliases to NC and TP aliases. Includes items like =PEG_D2R_N<15:0>, =PEG_D2R_P<15:0>, etc.


AIRPORT CARD AND TURBOMEM PRESENT SIGNAL




HDA PULL-DOWN



DP HOTPLUG PULL-DOWN



LAN ALIASES



DACS ALIASES

Table mapping DACS aliases to NC and TP aliases. Includes items like MCP_TV_DAC_RSET, MCP_TV_DAC_VREF, etc.

LVDS ALIASES

Table mapping LVDS aliases to NC and TP aliases. Includes items like LVDS_IG_A_DATA_P<3>, LVDS_IG_A_DATA_N<3>, etc.

MISC NC MCP79 ALIASES

Table mapping miscellaneous NC MCP79 aliases to TP aliases. Includes items like CPU_PECI_MCP, FW_PME_L, etc.

SATA ALIASES

Table mapping SATA aliases to TP aliases. Includes items like SATA_ODD_R2D_C_P, SATA_ODD_R2D_C_N, etc.


USB ALIASES

Table mapping USB aliases to TP aliases. Includes items like USB_EXTB_P, USB_EXTB_N, USB_EXTC_P, etc.

CPU FSB FREQUENCY STRAPS

Table showing CPU BSEL<2:0> and FSB MHz values for different strap configurations.

Extra FSB Pull-ups



MEM ALIASES

Table mapping memory aliases to NC and TP aliases. Includes items like TP_MEM_A_CLK4P, TP_MEM_A_CLK4N, etc.

SIGNAL ALIAS /RESET

SYNC_MASTER=(MASTER) SYNC_DATA=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with columns: SIZE (D), DRAWING NUMBER (051-7631), REV. (2.3.0), SCALE (NONE), SHEET (8 OF 71).

20 SMC_IG_THROTTLE_L == SMC_GFX_THROTTLE_L 39 MAKE_BASE=TRUE
40 SMC_SMS_INT_L == SMC_SMS_INT 39 MAKE_BASE=TRUE
40 39 20 SMC_ADAPTER_EN == SMC_ADAPTER_PRESENT 34 MAKE_BASE=TRUE


GND VOLTAGE=0V MIN_NECK_WIDTH=0.20 MM MIN_LINE_WIDTH=0.30 MM



SYNC FROM M97

CPU FSB
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	9 OF 71



LAYOUT NOTE:
CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
20=27.4 OHM DIFFERENTIAL TRACE ROUTING.

LAYOUT NOTE:
PLACE R1100 AND R1101
WITHIN 1 INCH OF CPU W/ NO STUB

LAYOUT NOTE:
PROVIDE A TEST POINT (WITH NO STUB)
TO CONNECT A DIFFERENTIAL PROBE
BETWEEN VCCSENSE AND VSSSENSE

CPU Power & Ground

SYNC_MASTER={MASTER} SYNC_DATE={MASTER}

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	REV.
NONE	10	71	


CPU VCORE HF AND BULK DECOUPLING

3x 330uF. 32x 10uF 0603, 28x 2.2uF 0402 + 40x 2.2uF 0402


64 10 7 =PPVCORE_S0_CPU

10UF 0603 = APN:138S0568 = MURATA, TAIYO, TDK, SAMSUNG


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU





LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




CPU VCORE VID CONNECTIONS



VCCA (CPU AVdd) DECOUPLING

10 7 =PP1V5_S0_CPU

1x 10uF, 1x 0.01uF





LAYOUT NOTE:
PLACE C1281 NEAR PIN B34 OF U1000

VCCP (CPU I/O) DECOUPLING

12 10 9 7 4 =PP1V05_S0_CPU

1x 330UF, 12x 2.2UF




LAYOUT NOTE:
PLACE C1290 CLOSE TO CPU
PLACE C1283-C1288 CLOSE TO FSB ADDRESS PINS
PLACE C1291-C1296 CLOSE TO FSB DATA PINS


CPU Decoupling & VID

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	11		



U1400 MCP79U BGA (1 OF 12)		CPU	
65	BI FSB_DSTB L_P<0>	AC61	CPU_DSTBP0#
65	BI FSB_DSTB L_N<0>	AB60	CPU_DSTBN0#
65	BI FSB_DINV L<0>	U61	CPU_DBI0#
65	BI FSB_DSTB L_P<1>	AA57	CPU_DSTBP1#
65	BI FSB_DSTB L_N<1>	AB56	CPU_DSTBN1#
65	BI FSB_DINV L<1>	AE57	CPU_DBI1#
65	BI FSB_DSTB L_P<2>	J53	CPU_DSTBP2#
65	BI FSB_DSTB L_N<2>	H54	CPU_DSTBN2#
65	BI FSB_DINV L<2>	F55	CPU_DBI2#
65	BI FSB_DSTB L_P<3>	K60	CPU_DSTBP3#
65	BI FSB_DSTB L_N<3>	L59	CPU_DSTBN3#
65	BI FSB_DINV L<3>	G59	CPU_DBI3#
65	BI FSB A L<3>	AH60	CPU_A3#
65	BI FSB A L<4>	AM60	CPU_A4#
65	BI FSB A L<5>	AN59	CPU_A5#
65	BI FSB A L<6>	AL59	CPU_A6#
65	BI FSB A L<7>	AR59	CPU_A7#
65	BI FSB A L<8>	AT60	CPU_A8#
65	BI FSB A L<9>	AK60	CPU_A9#
65	BI FSB A L<10>	AV60	CPU_A10#
65	BI FSB A L<11>	AV58	CPU_A11#
65	BI FSB A L<12>	AW61	CPU_A12#
65	BI FSB A L<13>	AR61	CPU_A13#
65	BI FSB A L<14>	AW59	CPU_A14#
65	BI FSB A L<15>	AT58	CPU_A15#
65	BI FSB A L<16>	AU59	CPU_A16#
65	BI FSB A L<17>	AU57	CPU_A17#
65	BI FSB A L<18>	AP56	CPU_A18#
65	BI FSB A L<19>	AM54	CPU_A19#
65	BI FSB A L<20>	AY56	CPU_A20#
65	BI FSB A L<21>	AP54	CPU_A21#
65	BI FSB A L<22>	AY54	CPU_A22#
65	BI FSB A L<23>	AM56	CPU_A23#
65	BI FSB A L<24>	AK56	CPU_A24#
65	BI FSB A L<25>	AN55	CPU_A25#
65	BI FSB A L<26>	AL57	CPU_A26#
65	BI FSB A L<27>	AR55	CPU_A27#
65	BI FSB A L<28>	AV54	CPU_A28#
65	BI FSB A L<29>	AW55	CPU_A29#
65	BI FSB A L<30>	AN57	CPU_A30#
65	BI FSB A L<31>	AR57	CPU_A31#
65	BI FSB A L<32>	AT56	CPU_A32#
65	BI FSB A L<33>	BA57	CPU_A33#
65	BI FSB A L<34>	AV56	CPU_A34#
65	BI FSB A L<35>	AW57	CPU_A35#
65	BI FSB_ADSTB L<0>	AP60	CPU_ADSTB0#
65	BI FSB_ADSTB L<1>	AT54	CPU_ADSTB1#
65	BI FSB_REQ L<0>	AJ61	CPU_REQ0#
65	BI FSB_REQ L<1>	AK58	CPU_REQ1#
65	BI FSB_REQ L<2>	AM58	CPU_REQ2#
65	BI FSB_REQ L<3>	AJ59	CPU_REQ3#
65	BI FSB_REQ L<4>	AN61	CPU_REQ4#
65	BI FSB_ADS L	AH56	CPU_ADS#
65	BI FSB_BNR L	AH54	CPU_BNR#
65	BI FSB_BREQ0 L	BB60	CPU_BR0#
65	BI FSB_BREQ1 L	AV52	CPU_BR1#
65	BI FSB_DBSY L	AK54	CPU_DBSY#
65	BI FSB_DRDY L	AJ57	CPU_DRDY#
65	BI FSB_HIT L	AG55	CPU_HIT#
65	BI FSB_HITM L	AJ55	CPU_HITM#
65	BI FSB_LOCK L	BG59	CPU_LOCK#
65	BI FSB_TRDY L	BD60	CPU_TRDY#
65	BI CPU_PECI_MCP	B60	CPU_PECI
65	BI CPU_PROCHOT L	BJ59	CPU_PROCHOT#
65	BI CPU_THERMTRIP L	BL61	CPU_THERMTRIP#
65	BI CPU_FERR#	BH60	CPU_FERR#
65	BI (MCP_BSEL<2>)	E59	CPU_BSEL2
65	BI (MCP_BSEL<1>)	C61	CPU_BSEL1
65	BI (MCP_BSEL<0>)	C59	CPU_BSEL0
65	BI FSB_RS L<0>	BA59	CPU_RS0#
65	BI FSB_RS L<1>	BA61	CPU_RS1#
65	BI FSB_RS L<2>	BE61	CPU_RS2#
65	BI MCP_BCLK_VML_COMP_VDD	BN57	BCLK_VML_COMP_VDD
65	BI MCP_BCLK_VML_COMP_GND	BM56	BCLK_VML_COMP_GND
65	BI MCP_CPU_COMP_VCC	BU61	CPU_COMP_VCC
65	BI MCP_CPU_COMP_GND	BL59	CPU_COMP_GND
65	BI VIPI_DLLDCCELL_AVDD	206 mA	37
65	BI VIPI_PLL_MCLK	20 mA	39
65	BI VIPI_PLL_FSB	29 mA	41
65	BI VIPI_PLL_CPU	15 mA	43
65	BI CPU_A20M#	BG61	CPU_A20M L
65	BI CPU_IGNNE#	BC59	CPU_IGNNE L
65	BI CPU_INIT#	BK60	CPU_INIT L
65	BI CPU_INTR#	BF60	CPU_INTR L
65	BI CPU_NMI#	BB58	CPU_NMI L
65	BI CPU_SMI#	BE59	CPU_SMI L
65	BI CPU_PWRGD#	BR59	CPU_PWRGD L
65	BI CPU_RESET#	D60	FSB_CPURST L
65	BI CPU_SLP#	BK58	FSB_CPUSLP L
65	BI CPU_DPSLP#	BT60	CPU_DPSLP L
65	BI CPU_DPWR#	BM60	FSB_DPWR L
65	BI CPU_STPCLK#	BD58	CPU_STPCLK L
65	BI CPU_DPRSTP#	BH58	CPU_DPRSTP L
65	BI CPU_D0#	AG59	FSB_D L<0>
65	BI CPU_D1#	AD58	FSB_D L<1>
65	BI CPU_D2#	AE59	FSB_D L<2>
65	BI CPU_D3#	AA61	FSB_D L<3>
65	BI CPU_D4#	AF58	FSB_D L<4>
65	BI CPU_D5#	AC59	FSB_D L<5>
65	BI CPU_D6#	AG61	FSB_D L<6>
65	BI CPU_D7#	AF60	FSB_D L<7>
65	BI CPU_D8#	Y58	FSB_D L<8>
65	BI CPU_D9#	AA59	FSB_D L<9>
65	BI CPU_D10#	Y58	FSB_D L<10>
65	BI CPU_D11#	U59	FSB_D L<11>
65	BI CPU_D12#	V60	FSB_D L<12>
65	BI CPU_D13#	AD60	FSB_D L<13>
65	BI CPU_D14#	W59	FSB_D L<14>
65	BI CPU_D15#	Y60	FSB_D L<15>
65	BI CPU_D16#	AF56	FSB_D L<16>
65	BI CPU_D17#	AC57	FSB_D L<17>
65	BI CPU_D18#	AB54	FSB_D L<18>
65	BI CPU_D19#	V56	FSB_D L<19>
65	BI CPU_D20#	AD54	FSB_D L<20>
65	BI CPU_D21#	AA55	FSB_D L<21>
65	BI CPU_D22#	AG57	FSB_D L<22>
65	BI CPU_D23#	AD56	FSB_D L<23>
65	BI CPU_D24#	V54	FSB_D L<24>
65	BI CPU_D25#	U55	FSB_D L<25>
65	BI CPU_D26#	T56	FSB_D L<26>
65	BI CPU_D27#	U57	FSB_D L<27>
65	BI CPU_D28#	W57	FSB_D L<28>
65	BI CPU_D29#	Y54	FSB_D L<29>
65	BI CPU_D30#	Y56	FSB_D L<30>
65	BI CPU_D31#	AC55	FSB_D L<31>
65	BI CPU_D32#	R55	FSB_D L<32>
65	BI CPU_D33#	R57	FSB_D L<33>
65	BI CPU_D34#	G57	FSB_D L<34>
65	BI CPU_D35#	L57	FSB_D L<35>
65	BI CPU_D36#	H56	FSB_D L<36>
65	BI CPU_D37#	J57	FSB_D L<37>
65	BI CPU_D38#	K56	FSB_D L<38>
65	BI CPU_D39#	E57	FSB_D L<39>
65	BI CPU_D40#	M54	FSB_D L<40>
65	BI CPU_D41#	P56	FSB_D L<41>
65	BI CPU_D42#	N57	FSB_D L<42>
65	BI CPU_D43#	J55	FSB_D L<43>
65	BI CPU_D44#	L55	FSB_D L<44>
65	BI CPU_D45#	T54	FSB_D L<45>
65	BI CPU_D46#	P54	FSB_D L<46>
65	BI CPU_D47#	M56	FSB_D L<47>
65	BI CPU_D48#	M60	FSB_D L<48>
65	BI CPU_D49#	P58	FSB_D L<49>
65	BI CPU_D50#	R59	FSB_D L<50>
65	BI CPU_D51#	P60	FSB_D L<51>
65	BI CPU_D52#	M58	FSB_D L<52>
65	BI CPU_D53#	R61	FSB_D L<53>
65	BI CPU_D54#	H60	FSB_D L<54>
65	BI CPU_D55#	H58	FSB_D L<55>
65	BI CPU_D56#	F60	FSB_D L<56>
65	BI CPU_D57#	T60	FSB_D L<57>
65	BI CPU_D58#	F58	FSB_D L<58>
65	BI CPU_D59#	J59	FSB_D L<59>
65	BI CPU_D60#	L61	FSB_D L<60>
65	BI CPU_D61#	J61	FSB_D L<61>
65	BI CPU_D62#	E61	FSB_D L<62>
65	BI CPU_D63#	N59	FSB_D L<63>
65	BI CPU_BPRI#	AY60	FSB_BPRI L
65	BI CPU_DEFER#	AF54	FSB_DEFER L
65	BI BCLK_OUT_CPU_P	BP58	FSB_CLK_CPU P
65	BI BCLK_OUT_CPU_N	BN59	FSB_CLK_CPU N
65	BI BCLK_OUT_ITP_P	BT58	FSB_CLK_ITP P
65	BI BCLK_OUT_ITP_N	BU59	FSB_CLK_ITP N
65	BI BCLK_OUT_NB_P	BN61	FSB_CLK_MCP P
65	BI BCLK_OUT_NB_N	BP60	FSB_CLK_MCP N
65	BI BCLK_IN_N	BV60	FSB_CLK_IN N
65	BI BCLK_IN_P	BW61	FSB_CLK_IN P
65	BI CPU_A20M#	BG61	CPU_A20M L
65	BI CPU_IGNNE#	BC59	CPU_IGNNE L
65	BI CPU_INIT#	BK60	CPU_INIT L
65	BI CPU_INTR#	BF60	CPU_INTR L
65	BI CPU_NMI#	BB58	CPU_NMI L
65	BI CPU_SMI#	BE59	CPU_SMI L
65	BI CPU_PWRGD#	BR59	CPU_PWRGD L
65	BI CPU_RESET#	D60	FSB_CPURST L
65	BI CPU_SLP#	BK58	FSB_CPUSLP L
65	BI CPU_DPSLP#	BT60	CPU_DPSLP L
65	BI CPU_DPWR#	BM60	FSB_DPWR L
65	BI CPU_STPCLK#	BD58	CPU_STPCLK L
65	BI CPU_DPRSTP#	BH58	CPU_DPRSTP L




Loop-back clock for delay matching.

MCP CPU Interface		
SYNC_MASTER=M97	SYNC_DATE=02/04/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		13	71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



MCP Memory Interface
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		14	71



MCP PCIe Interfaces
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHT 16	OF 71



Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
 Okay to float all RGB_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
 Okay to float all TV_DAC signals.
 DDC_CLK0/DDC_DATA0 pull-ups still required.


MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
 NOTE: 20K pull-down required on DP_HOTPLUG_DET.
 NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IPFx at 1.8V
 Dual-channel TMDS: Power +VDD_IPFx at 3.3V

MCP Ethernet & Graphics
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	17		



MCP PCI & LPC

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		71
NONE	18		



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP SATA & USB


SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7631	REV. 2.3.0
	SCALE NONE	SHEET 19	OF 71



BIOS Boot Select

I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
 R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
 NOTE: MCP79 does not support FWB, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
 NOTE: MCP79 rev A01 does not support SPI1 option.

BUF_SIO_CLK Frequency




Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select

Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps
For EMI Reduction on HDA interface




MCP HDA & MISC

SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		20	71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).



22 7 =PPV05_S0_MCP
23065 mA (A01, 1.2V)
16996 mA (A01, 1.0V)

OMIT
U1400
MCP79U
BGA
(10 OF 12)

POWER

V1P2_CPU_VTT

V1P2_CPU_VTT

V3P3

V3P3_DUAL

V3P3_DUAL_USB

V44

V3P3_VBAT

V3P3_TVDAC_VDD

V1P0_VDD_AUXC

V1P0_VDD_AUXC

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26

T26

V26


T26

V26

T26

V26

T26



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP Standard Decoupling
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	22		

8

7

6

5







4

3

2

1

WF: Checklist says 0-ohm resistor placeholder for ferrite bead.
 NV: 1x 4.7uF 0603, 1x 0.1uF 0402 (4.8 uF)
 Apple: 1x 2.2uF 0402 (2.2 uF)



SYNC FROM M97

MCP Graphics Support
 SYNC_MASTER=M97 SYNC_DATE=02/04/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	23		71

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

8

7

6

5


4

3


2

1


RTC Power Sources





RTC Crystal



MCP 25MHz Crystal




MCP S0 PWRGD & CPU_VLD







Platform Reset Connections


LPC Reset (Unbuffered)



PCIE Reset (Unbuffered)



Reset Button



SYNC FROM M97
 CHANGED RTC POWER SOURCE TO DIRECT CONNECTION
 ADDED MCPSEQ_SMC LOGIC

SB Misc			
SYNC_MASTER=M97	DRAWING NUMBER		REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	24		

APPLE INC.


Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PP3V3_S5_VREFMRGN
 - =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 VREFMRGN

	MEM A VREF DQ	MEM A VREF CA	MEM B VREF DQ	MEM B VREF CA	CPU FSB VREF
DAC channel	A	B	A	B	C
Min DAC code	0x00	0x00	0x00	0x00	0x00
Max DAC code	0x87	0x87	0x87	0x87	0x55
Max sink I	-3.75 mA	-3.75 mA	-3.75 mA	-3.75 mA	-0.91 mA
Max source I	5 mA	5 mA	5 mA	5 mA	0.52 mA
Nominal Vref	0.75 V	0.75 V	0.75 V	0.75 V	0.70 V
Min Vref	0.375 V	0.375 V	0.375 V	0.375 V	0.091 V
Max Vref	1.250 V	1.250 V	1.250 V	1.250 V	1.044 V
Vref Stepping (per DAC LSB)	6.5 mV	6.5 mV	6.5 mV	6.5 mV	11.2 mV



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=01/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	25 OF 71

8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

DDR3 RESET Support

MCP79 cannot control this signal directly since it must be high in sleep and MCP MEM rails are not powered in sleep.



DDR3 Support

SYNC_MASTER=F18_MLB SYNC_DATE=01/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	26 OF 71		

8

7

6


5

4

3

2

1





A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel A (0-31)
 SYNC_MASTER={MASTER} SYNC_DATE={MASTER}

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		27	71





A14/A15 FOR 2G/4G MONO ONLY
 CS1 IS FOR 2G DDP RANK CONTROL

DDR3 DRAM Channel B (32-63)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		30	71



APPROXIMATE CAP ARRANGEMENT


TWO 0402 CAPS ALONG PACKAGE EDGE



COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES


DDR BYPASSING 1
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		31	71



APPROXIMATE CAP ARRANGEMENT

TWO 0402 CAPS ALONG PACKAGE EDGE



COLUMN OF THREE 0402 CAPS BETWEEN PACKAGES


DDR BYPASSING 2
 SYNC_MASTER=MEMORY SYNC_DATE=06/20/2005
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	32 OF 71		




MEM CLOCK TERMINATION

Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM

JEDEC recommends 30 Ohm term to VTT for CS,CKE,ODT and 36 Ohm for BA,A,RAS,CAS,WE



Unused Clock Termination



Memory Active Termination


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	33		

D
C
B
A

D
C
B
A

M93 WIRELESS AIRPORT & BT CONNECTOR



APN: 516S0580

Wireless M93 Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT		OF
NONE	34		71

Micro-DisplayPort / USB to RIO Hatch Assembly



Audio Connector



Hatch and Audio Connectors
 SYNC_MASTER={MASTER} SYNC_DATE={MASTER}

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	35 OF 71		

8

7

6

5

4

3

2

1

D

D

C

C


B

B

A

A

SATA HDD PORT



SATA Connectors

SYNC_MASTER=CHANGZHANG SYNC_DATE=02/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	36 OF 71		

8

7

6


5

4

3

2

1



USB EXTERNAL CONNECTORS

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		71
NONE	37		

IPD Connector



Power Button Inverter



IPD Connector

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING





I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	38 OF 71		

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: P94 and P95 are shorted, P95 could be spare.

NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.

SMC
 SYNC_MASTER=M97 SYNC_DATE=02/21/2008
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		39	71



SMC Reset Button / Brownout Detect




Silk: "SMC RST"
Place R5001 on bottom side
near board edge

Q5030 will pull down
SMC_MANUAL_RST_L in the event
of a keyboard SMC Reset
generated when left shift, option, and control
and the power button is depressed.

SMC 1.05V to 3.3V Level Shifting




Debug Power Button




Silk: "PWR BTN"

Place R5011 on top side
Place R5010 on bottom side
Place both near board edge


SMC Crystal Circuit



SMC 3.3V to 1.05V Level Shifting



SMC AVREF Supply



SMC SUPPORT		
SYNC_MASTER=M70	SYNC_DATE=01/09/2007	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		40	71

LPC+SPI Connector

MCP79 SPI Frequency Select

Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected w/ R5190,R5191,R5192,R5193





MCP79 Internal SPI MUX Support

Not supported in Rev A01 MCP79 silicon

MCP SPI Override Options


Internal MUX in rev B01 does not work as intended.
Now MCP_CS1_YES and MCP_CS1_NO determines external MUX option.




SPI MUX BYPASS

LPC+SPI Debug Connector
 SYNC_MASTER=CHANGZHANG SYNC_DATE=01/24/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		41	71




ACIN VOLTAGE SENSE



MCP VOLTAGE SENSE



PBUS VOLTAGE SENSE




Voltage Sensors

SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE SHEET OF 71

8

7

6

5

4

3

2


1

D

D

MCP VCore Current Sense


MCP VCore Current Sense Filter



C

C

PBUS Current Sense



B

B

A

A


Current Sensing

SYNC_MASTER=YUNWU SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	44	71

8

7

6

5


4

3


2

1


CPU/MCP T-Diode Thermal Sensor




LOCAL TEMP NEAR FRONT EDGE



LOCAL TEMP NEAR AIR VENT




LOCAL TEMP NEAR POWER SUPPLIES




TEMPERATURE SENSORS			
SYNC_MASTER=M70	SYNC_DATE=01/09/2007		
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF 71

FAN CONNECTOR



Fan
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	46 OF 71		

8

7

6

5

4

3

2

1

D

D

C

C


B

B


A

A

SUDDEN MOTION SENSOR



Desired orientation when placed on board top-side:



Circle indicates pin 1 location when placed in correct orientation

Sudden Motion Sensor (SMS)

SYNC_MASTER=076_MLB SYNC_DATE=01/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		47	71

8

7

6


5

4

3

2

1



SPI ROM

SYNC_MASTER=CHANGZHANG SYNC_DATE=02/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	48 OF 71		

DC-JACK INTERFACE



OneWire OVP


BATTERY INTERFACE



3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

Q6990 will pull down P3V42G3H_SHDN L in the event of a keyboard SMC Reset generated when left shift, option, and control and the power button is depressed.



DC-In & Battery Connectors
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		49	71

IMVP6 CPU VCore REGULATOR

8 7 6 5 4 3 2 1

D

D

C


C

B

B

A

A



	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6 PHASE	1.5 MM	0.20 MM
IMVP6 BOOT	0.25 MM	0.20 MM
IMVP6 UGATE	1.5 MM	0.20 MM
IMVP6 LGATE	1.5 MM	0.20 MM

	MIN LINE WIDTH	MIN NECK WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VW	0.25 MM	0.20 MM
IMVP6_PVCC	0.25 MM	0.20 MM
IMVP6_COMP_R	0.25 MM	0.20 MM
IMVP6_FB_RC	0.25 MM	0.20 MM
IMVP6_VDIFF_RC	0.25 MM	0.20 MM

IMVP6 CPU VCore Regulator

SYNC_MASTER=POWER SYNC_DATE=07/13/2005


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		50	71

8 7 6 5 4 3 2 1

MCP CORE POWER SUPPLY



NEED NEW TABLE?


VID<2:0>	Rev A01 Voltage	Rev A01P Voltage	Production Voltage
000	+1.224V	+1.355V	+1.060V
001	+1.158V	+1.243V	+0.994V
010	+1.101V	+1.216V	+0.937V
011	+1.047V	+1.124V	+0.885V
100	+0.996V	+1.065V	+0.830V
101	+0.952V	+0.994V	+0.789V
110	+0.913V	+0.977V	+0.752V
111	+0.876V	+0.917V	+0.719V

(Also A01Q)

MCP CORE REGULATOR
 SYNC_MASTER=MINGJING SYNC_DATE=06/24/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	51		

1.8V S0 LDO




1.8V LDO Supply
 SYNC_MASTER= SYNC_DATE=
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	52 OF 71		

1V05 S5 POWER SUPPLY

supply for MCP1V05 AUX, FSB (CPU & MCP) VTT, 1V05 S0




1V05 S5 Power Supply		
SYNC_MASTER=RXU_K20	SYNC_DATE=05/21/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
	SCALE	SHT OF	71
NONE			

1.5V/0.75V POWER SUPPLY

State	PM_S4_STATE_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3Hot	LOW	LOW	0.0V	0.0V

$$V_{out} = 0.75V * (1 + R_a / R_b)$$




PWM FREQ. = 400 kHz
MAX CURRENT = 11A
(inductor limited)

1.5V/0.75V Supplies
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		54	71

5V_S3 / 3V3_S5 POWER SUPPLY




5V / 3.3V Power Supply
 SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		55	71

Power Control Signals


S5 ENABLE




S0 ENABLE




S3 ENABLE



3.3V 1.05V AND 1.5V S0 RAILS MONITOR CIRCUIT



OTHER S0 RAILS PGOOD



Unused PGOOD signal

TP_DDRREG_PGOOD MAKE_BASE=TRUE

POWER SEQUENCING


SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7631	2.3.0
SCALE	SHT	OF
NONE	56	71



3.3V S3 FET

CRITICAL
Q7810
FDC638P_G

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.315 A (EDP)

5V S0 FET

CRITICAL
Q7840
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	0.562 A (EDP)

3.3V S0 FET

CRITICAL
Q7830
FDC638P_G

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	2.046 A (EDP)

1.05V S0 FET

CRITICAL
Q7853
SI7108DN

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6.1 MOHM @4.5V VGS
LOADING	8.25A (EDP)

1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)
=PP1V5_S3_P1V5S0FET

CRITICAL
Q7801
SI7108DN

MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5.027A (EDP)

3.3V RMGT FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL
Q7820
NTR4101P

1.05V RMGT FET

@ 1.8V Vgs:
Rds(on) = 47mOhm max
I(max) = 3.1A (70C)

CRITICAL
Q7860
SI2312BDS

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.

POWER FETS

SYNC_MASTER=YUAN.MA SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




SIZE	D	DRAWING NUMBER	051-7631	REV.	2.3.0
SCALE	NONE	SHT	57	OF	71

PBUS SUPPLY / BATTERY CHARGER




PWM FREQ. = 400 kHz
 MAX CURRENT = 5.35A??
 (AC adapter limited?)

AMON PULLDOWN LOGIC




BATTERY CHARGING



PBUS Supply/Battery Charger
 SYNC_MASTER=M70 SYNC_DATE=01/09/2007

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	58		



LCD + CAMERA CONNECTOR


MIC CONNECTOR

PLACE FILTERS AND CAPS NEAR PINS ON CONNECTOR

APN: 518S0536


LVDS, Camera Conn. and ALS Conn.
 SYNC_MASTER=GPU SYNC_DATE=06/23/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT	OF	71
NONE	59		



DISPLAYPORT SUPPORT
 SYNC_MASTER=NMARTIN SYNC_DATE=12/18/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		71
NONE	60		



DisplayPort Connector

SYNC_MASTER=M98_MLB SYNC_DATE=01/17/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		61	71

LED Backlight Driver



LED Backlight Driver
 SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	62 OF 71		



LCD Backlight Support

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE		SHT	OF
NONE		63	71

8

7

6

5

4

3

2


1

ADDITIONAL CPU VCORE HF DECOUPLING


40x 2.2uF 0402

11 10 7 =FPVCORE_S0_CPU


LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU




LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



LAYOUT NOTE:
PLACE ON OPPOSITE SIDE OF CPU



Additional CPU/GPU Decoupling

SYNC_MASTER= SYNC_DATE=

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SHT 64 OF 71

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include FSB_50S and FSB_DSTB_50S.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include FSB_DATA, FSB_DSTB, FSB_ADDR, FSB_ADSTB, and FSB_1X.

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right. Signals within each 4x group should be matched within 5 ps of strobe. DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps. Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s. DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right. Signals within each 2x group should be matched within 20 ps. ADTBS#s should be matched +/- 300 ps. Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right. Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer. Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include CPU_50S and CPU_27P4S.

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include CPU_AGTL, CPU_8MIL, CPU_COMP, CPU_GTLREF, CPU_ITP, and CPU_VCCSENSE.

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes MCP_50S.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes MCP_FSB_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Row includes CLK_FSB_100D.

Table with 8 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Row includes CLK_FSB.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

Large table with columns: ELECTRICAL_CONSTRAINT_SET, NET_TYPE, PHYSICAL, SPACING. Lists various signal groups and their properties, categorized by FSB 4X Signal Groups, FSB 2X Signals, and FSB 1X Signals.

CPU/FSB Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with columns: SIZE, DRAWING NUMBER, REV. Row includes D, 051-7631, 2.3.0. Below it: SCALE NONE, SHEET 65 OF 71.

Memory Bus Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MEM_50S, MEM_50S_VDD, MEM_90D, MEM_90D_VDD.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MEM_CLK2MEM, MEM_CTRL2CTRL, MEM_CTRL2MEM, MEM_CMD2CMD, MEM_CMD2MEM, MEM_DATA2DATA, MEM_DATA2MEM, MEM_DQS2MEM, MEM_2OTHER.

Memory Bus Spacing Group Assignments

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CTRL, MEM_CMD, MEM_DATA, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CTRL, MEM_DATA, MEM_CMD, MEM_DQS.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_DQS, MEM_CTRL, MEM_CMD, MEM_DATA.

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET. Rows include MEM_CLK, MEM_CMD, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CTRL, MEM_DATA, MEM_DQS, MEM_CMD.

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair. DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps. No DQS to clock matching requirement. CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps. A/BA/cmd signals should be matched within 5 ps of CLK pairs. All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate). DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

MCP MEM COMP Signal Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Rows include MCP_MEM_COMP.

Table with 4 columns: SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Rows include MCP_MEM_COMP.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4

Memory Net Properties

Table with 4 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, SPACING, NET_TYPE. Lists various constraints for MEM_A and MEM_B signals like MEM_A_CLK, MEM_A_CKE, MEM_A_CS, MEM_A_ODT, MEM_A_CMD, MEM_A_CAS, MEM_A_WE, MEM_A_DQ, MEM_A_DM, MEM_A_DQS, MEM_B signals, and MCP_MEM_COMP.

=PP1V8R1V5_S0_MCP_MEM NET_SPACING_TYPE=PP1V5_MEM
GND NET_SPACING_TYPE=GND

Memory Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Table with 3 columns: DRAWING NUMBER, REV., SCALE. Values: D, 051-7631, 2.3.0, NONE, 66, OF, 71.

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	=4:1_SPACING	?
CRT_2CRT	*	=STANDARD	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	16 MIL	?
MCP_DAC_COMP	*	=2:1_SPACING	?

CRT signal single-ended impedance varies by location:
 - 37.5-ohm from MCP to first termination resistor.
 - 50-ohm from first to second termination resistor.
 - 75-ohm from output of three-pole filter to connector (if possible).
 R/G/B signals should be matched as close as possible and < 10 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.1 & 2.5.2.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	?	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3X_DIELECTRIC	?
LVDS	*	=3X_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
 DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
 DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
 Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
 SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
SATA_100D_HDD	*	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD	=100_OHM_DIFF_HDD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PEG_R2D_P<15..0>	PCIE_90D	PCIE	PEG_R2D_P<15..0>
PEG_R2D_N<15..0>	PCIE_90D	PCIE	PEG_R2D_N<15..0>
PEG_R2D_C_P<15..0>	PCIE_90D	PCIE	PEG_R2D_C_P<15..0>
PEG_R2D_C_N<15..0>	PCIE_90D	PCIE	PEG_R2D_C_N<15..0>
PEG_D2R_P<15..0>	PCIE_90D	PCIE	PEG_D2R_P<15..0>
PEG_D2R_N<15..0>	PCIE_90D	PCIE	PEG_D2R_N<15..0>
PEG_D2R_C_P<15..0>	PCIE_90D	PCIE	PEG_D2R_C_P<15..0>
PEG_D2R_C_N<15..0>	PCIE_90D	PCIE	PEG_D2R_C_N<15..0>
PCIE_MINI_R2D_P	PCIE_90D	PCIE	PCIE_MINI_R2D_P
PCIE_MINI_R2D_N	PCIE_90D	PCIE	PCIE_MINI_R2D_N
PCIE_MINI_R2D_C_P	PCIE_90D	PCIE	PCIE_MINI_R2D_C_P
PCIE_MINI_R2D_C_N	PCIE_90D	PCIE	PCIE_MINI_R2D_C_N
PCIE_MINI_D2R_P	PCIE_90D	PCIE	PCIE_MINI_D2R_P
PCIE_MINI_D2R_N	PCIE_90D	PCIE	PCIE_MINI_D2R_N
PCIE_FW_R2D_P	PCIE_90D	PCIE	PCIE_FW_R2D_P
PCIE_FW_R2D_N	PCIE_90D	PCIE	PCIE_FW_R2D_N
PCIE_FW_R2D_C_P	PCIE_90D	PCIE	PCIE_FW_R2D_C_P
PCIE_FW_R2D_C_N	PCIE_90D	PCIE	PCIE_FW_R2D_C_N
PCIE_FW_D2R_P	PCIE_90D	PCIE	PCIE_FW_D2R_P
PCIE_FW_D2R_N	PCIE_90D	PCIE	PCIE_FW_D2R_N
PCIE_FW_D2R_C_P	PCIE_90D	PCIE	PCIE_FW_D2R_C_P
PCIE_FW_D2R_C_N	PCIE_90D	PCIE	PCIE_FW_D2R_C_N
PCIE_EXCARD_R2D_P	PCIE_90D	PCIE	PCIE_EXCARD_R2D_P
PCIE_EXCARD_R2D_N	PCIE_90D	PCIE	PCIE_EXCARD_R2D_N
PCIE_EXCARD_R2D_C_P	PCIE_90D	PCIE	PCIE_EXCARD_R2D_C_P
PCIE_EXCARD_R2D_C_N	PCIE_90D	PCIE	PCIE_EXCARD_R2D_C_N
PCIE_EXCARD_D2R_P	PCIE_90D	PCIE	PCIE_EXCARD_D2R_P
PCIE_EXCARD_D2R_N	PCIE_90D	PCIE	PCIE_EXCARD_D2R_N
PCIE_FC_R2D_P	PCIE_90D	PCIE	PCIE_FC_R2D_P
PCIE_FC_R2D_N	PCIE_90D	PCIE	PCIE_FC_R2D_N
PCIE_FC_R2D_C_P	PCIE_90D	PCIE	PCIE_FC_R2D_C_P
PCIE_FC_R2D_C_N	PCIE_90D	PCIE	PCIE_FC_R2D_C_N
PCIE_FC_D2R_P	PCIE_90D	PCIE	PCIE_FC_D2R_P
PCIE_FC_D2R_N	PCIE_90D	PCIE	PCIE_FC_D2R_N
PEG_CLK100M_P	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_P
PEG_CLK100M_N	CLK_PCIE_100D	CLK_PCIE	PEG_CLK100M_N
PCIE_CLK100M_MINI_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P
PCIE_CLK100M_MINI_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N
PCIE_CLK100M_FC_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P
PCIE_CLK100M_FC_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N
PCIE_CLK100M_FW_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P
PCIE_CLK100M_FW_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N
PCIE_CLK100M_EXCARD_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_P
PCIE_CLK100M_EXCARD_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_N
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX_CLK_COMP
TMDS_IG_TXC_P	DP_100D	DISPLAYPORT	TMDS_IG_TXC_P
TMDS_IG_TXC_N	DP_100D	DISPLAYPORT	TMDS_IG_TXC_N
TMDS_IG_TXD_P<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_P<2..0>
TMDS_IG_TXD_N<2..0>	DP_100D	DISPLAYPORT	TMDS_IG_TXD_N<2..0>
DP_ML_C_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_C_P<3..0>
DP_ML_C_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_C_N<3..0>
DP_ML_F_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_F_P<3..0>
DP_ML_F_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_F_N<3..0>
DP_ML_P<3..0>	DP_100D	DISPLAYPORT	DP_ML_P<3..0>
DP_ML_N<3..0>	DP_100D	DISPLAYPORT	DP_ML_N<3..0>
DP_IG_AUX_CH_P	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_P
DP_IG_AUX_CH_N	DP_100D	DISPLAYPORT	DP_IG_AUX_CH_N
DP_AUX_CH_C_P	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P
DP_AUX_CH_C_N	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N
DP_AUX_CH_SW_P	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_P
DP_AUX_CH_SW_N	DP_100D	DISPLAYPORT	DP_AUX_CH_SW_N
MCP_HDMI_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_RSET
MCP_HDMI_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP_HDMI_VPROBE
LVDS_IG_A_CLK_F_P	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P
LVDS_IG_A_CLK_F_N	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
LVDS_IG_A_CLK_P	LVDS_100D	LVDS	LVDS_IG_A_CLK_P
LVDS_IG_A_CLK_N	LVDS_100D	LVDS	LVDS_IG_A_CLK_N
LVDS_IG_A_DATA_F_P<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_F_P<2..0>
LVDS_IG_A_DATA_F_N<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_F_N<2..0>
LVDS_IG_A_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_P<2..0>
LVDS_IG_A_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_A_DATA_N<2..0>
LVDS_IG_A_DATA1_P<3>	LVDS_100D	LVDS	LVDS_IG_A_DATA1_P<3>
LVDS_IG_A_DATA1_N<3>	LVDS_100D	LVDS	LVDS_IG_A_DATA1_N<3>
LVDS_IG_B_CLK_P	LVDS_100D	LVDS	LVDS_IG_B_CLK_P
LVDS_IG_B_CLK_N	LVDS_100D	LVDS	LVDS_IG_B_CLK_N
LVDS_IG_B_DATA_P<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_P<2..0>
LVDS_IG_B_DATA_N<2..0>	LVDS_100D	LVDS	LVDS_IG_B_DATA_N<2..0>
LVDS_IG_B_DATA1_P<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA1_P<3>
LVDS_IG_B_DATA1_N<3>	LVDS_100D	LVDS	LVDS_IG_B_DATA1_N<3>
MCP_IFFAB_RSET	MCP_DV_COMP	MCP_DV_COMP	MCP_IFFAB_RSET
MCP_IFFAB_VPROBE	MCP_DV_COMP	MCP_DV_COMP	MCP_IFFAB_VPROBE
SATA_HDD_R2D_C_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_P
SATA_HDD_R2D_C_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_C_N
SATA_HDD_R2D_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_P
SATA_HDD_R2D_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_N
SATA_HDD_R2D_UF_P	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_P
SATA_HDD_R2D_UF_N	SATA_100D_HDD	SATA	SATA_HDD_R2D_UF_N
SATA_HDD_D2R_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_P
SATA_HDD_D2R_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_N
SATA_HDD_D2R_C_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_P
SATA_HDD_D2R_C_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_C_N
SATA_HDD_D2R_UF_P	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_P
SATA_HDD_D2R_UF_N	SATA_100D_HDD	SATA	SATA_HDD_D2R_UF_N
MCP_SATA_TERM	SATA_TERM	SATA_TERM	MCP_SATA_TERM

MCP Constraints 1

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		67	71

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>
PCI_AD	PCI_55S	PCI	PCI_AD<23..8>
PCI_AD24	PCI_55S	PCI	PCI_AD<24>
PCI_AD	PCI_55S	PCI	PCI_AD<31..25>
PCI_AD	PCI_55S	PCI	PCI_PAR
PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>
PCI_CNTR	PCI_55S	PCI	PCI_IRDY_L
PCI_CNTR	PCI_55S	PCI	PCI_DEVSEL_L
PCI_CNTR	PCI_55S	PCI	PCI_PERR_L
PCI_CNTR	PCI_55S	PCI	PCI_SERR_L
PCI_CNTR	PCI_55S	PCI	PCI_STOP_L
PCI_CNTR	PCI_55S	PCI	PCI_TRDY_L
PCI_CNTR	PCI_55S	PCI	PCI_FRAME_L
PCI_REG0_I	PCI_55S	PCI	PCI_REG0_I
PCI_REG0_I	PCI_55S	PCI	PCI_GNT0_L
PCI_REG1_I	PCI_55S	PCI	PCI_REG1_I
PCI_REG1_I	PCI_55S	PCI	PCI_GNT1_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
PCI_INTX_I	PCI_55S	PCI	PCI_INTX_L
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP_R
MCP_PCI_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M MCP
LPC_AD	LPC_55S	LPC	LPC_AD<3..0>
LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L
LPC_RESET_I	LPC_55S	LPC	LPC_RESET_L
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC_R
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M SMC
MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M LPCPLUS
USB_EXTN	USB_90D	USB	USB_EXTN_P
USB_EXTN	USB_90D	USB	USB_EXTN_N
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_P
USB_EXTN	USB_90D	USB	USB_EXTN_MUXED_N
USB_EXTN	USB_90D	USB	CONN_USB_EXTN_P
USB_EXTN	USB_90D	USB	CONN_USB_EXTN_N
USB_MINI	USB_90D	USB	USB_MINI_P
USB_MINI	USB_90D	USB	USB_MINI_N
USB_EXTD	USB_90D	USB	USB_EXTD_P
USB_EXTD	USB_90D	USB	USB_EXTD_N
USB_CAMERA	USB_90D	USB	USB_CAMERA_P
USB_CAMERA	USB_90D	USB	USB_CAMERA_N
USB_CAMERA	USB_90D	USB	USB_CAMERA_CONN_P
USB_CAMERA	USB_90D	USB	USB_CAMERA_CONN_N
USB_BT	USB_90D	USB	USB_BT_P
USB_BT	USB_90D	USB	USB_BT_N
USB_BT	USB_90D	USB	CONN_USB2_BT_P
USB_BT	USB_90D	USB	CONN_USB2_BT_N
USB_TPAD	USB_90D	USB	USB_TPAD_P
USB_TPAD	USB_90D	USB	USB_TPAD_N
USB_TPAD	USB_90D	USB	CONN_TPAD_USB_P
USB_TPAD	USB_90D	USB	CONN_TPAD_USB_N
USB_IR	USB_90D	USB	USB_IR_P
USB_IR	USB_90D	USB	USB_IR_N
USB_EXTR	USB_90D	USB	USB_EXTR_P
USB_EXTR	USB_90D	USB	USB_EXTR_N
USB_EXTR	USB_90D	USB	CONN_USB_EXTR_P
USB_EXTR	USB_90D	USB	CONN_USB_EXTR_N
USB_EXCARD	USB_90D	USB	USB_EXCARD_P
USB_EXCARD	USB_90D	USB	USB_EXCARD_N
USB_EXTC	USB_90D	USB	USB_EXTC_P
USB_EXTC	USB_90D	USB	USB_EXTC_N
MCP_USB_BBIA5	MCP_USB_BBIA5	MCP_USB_BBIA5	MCP_USB_BBIA5_GND
SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK
SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA
SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK
SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK_R
HDA_SYNC	HDA_55S	HDA	HDA_SYNC
HDA_SYNC	HDA_55S	HDA	HDA_SYNC_R
HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L
HDA_RST_L	HDA_55S	HDA	HDA_RST_L
HDA_SDINO	HDA_55S	HDA	HDA_SDINO
HDA_SDINO	HDA_55S	HDA	HDA_SDIN_CODEC
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT_R
MCP_HDA_PULLDN_COMP	MCP_HDA_COMP	MCP_HDA_COMP	MCP_HDA_PULLDN_COMP
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK_R
MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK
SPI_CLK	SPI_55S	SPI	SPI_CLK_R
SPI_CLK	SPI_55S	SPI	SPI_CLK
SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R
SPI_MOSI	SPI_55S	SPI	SPI_MOSI
SPI_MISO	SPI_55S	SPI	SPI_MISO
SPI_MISO	SPI_55S	SPI	SPI_MISO_R
SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L
SPI_CS0	SPI_55S	SPI	SPI_CS0_L
SPI_CLK_MUX	SPI_55S	SPI	SPI_CLK_MUX
SPI_MOSI_MUX	SPI_55S	SPI	SPI_MOSI_MUX
SPI_MISO_MUX	SPI_55S	SPI	SPI_MISO_MUX
SPI_MLB_CS_L	SPI_55S	SPI	SPI_MLB_CS_L

MCP Constraints 2

SYNC_MASTER=M97 SYNC_DATE=02/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	NONE	SHT	OF
		68	71

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL	42
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA	42
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL	42
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA	42
SMBUS_SMC_0_S0_SCL	SMB_55G	SMB	SMBUS_SMC_0_S0_SCL	42
SMBUS_SMC_0_S0_SDA	SMB_55G	SMB	SMBUS_SMC_0_S0_SDA	42
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL	6 42
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA	6 42
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL	42
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA	42

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CHGR_CSI	1TO1_DIFFPAIR		CHGR_CSI_P	
	1TO1_DIFFPAIR		CHGR_CSI_N	
CHGR_CSO	1TO1_DIFFPAIR		CHGR_CSO_P	
	1TO1_DIFFPAIR		CHGR_CSO_N	

D

D

C

C

B

B

A

A

SMC Constraints

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	69	71	

8

7

6


5

4

3

2

1



SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PWR	*	=STANDARD	?
BUS2PWR_GND	*	0.228 MM	?

M96 Power and Ground Nets

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER	REV.
	D	051-7631	2.3.0
SCALE	SHT OF		
NONE	70 OF 71		

M96 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13, BOTTOM				NO_TYPE, BGA_P1MM				MM	15.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
DEFAULT	*	Y	=50_OHM_SE	0.200 MM	30 MM	0 MM	0 MM		
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
55_OHM_SE	TOP, BOTTOM	Y	0.210 MM	0.200 MM					
55_OHM_SE	ISL2, ISL13	Y	0.075 MM	0.075 MM	=STANDARD	=STANDARD	=STANDARD		
55_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
50_OHM_SE	TOP, BOTTOM	Y	0.250 MM	0.200 MM					
50_OHM_SE	ISL2, ISL13	Y	0.085 MM	0.085 MM	=STANDARD	=STANDARD	=STANDARD		
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE	TOP, BOTTOM	Y	0.350 MM	0.200 MM					
40_OHM_SE	ISL2, ISL13	Y	0.122 MM	0.122 MM	=STANDARD	=STANDARD	=STANDARD		
40_OHM_SE	*	Y	0.110 MM	0.110 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
27P4_OHM_SE	TOP, BOTTOM	Y	0.215 MM	0.200 MM					
27P4_OHM_SE	*	Y	0.215 MM	0.215 MM	=STANDARD	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
70_OHM_DIFF	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.132 MM	0.132 MM		0.200 MM	0.200 MM		
70_OHM_DIFF	TOP, BOTTOM	Y	0.180 MM	0.180 MM		0.150 MM	0.150 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
90_OHM_DIFF	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.085 MM	0.085 MM		0.250 MM	0.250 MM		
90_OHM_DIFF	TOP, BOTTOM	Y	0.205 MM	0.200 MM		0.160 MM	0.160 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
100_OHM_DIFF_HDD	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD		
100_OHM_DIFF_HDD	ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, ISL12, ISL13	Y	0.065 MM	0.065 MM		0.280 MM	0.280 MM		
100_OHM_DIFF_HDD	TOP, BOTTOM	Y	0.179 MM	0.179 MM		0.200 MM	0.200 MM		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
40_OHM_SE_MEM	TOP, BOTTOM	Y	0.170 MM	0.110 MM	10 MM				
40_OHM_SE_MEM	ISL2, ISL13	Y	0.122 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
40_OHM_SE_MEM	*	Y	0.110 MM	0.066 MM	170 MM	=STANDARD	=STANDARD		
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP		
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM		

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
4:1_SPACING	*	0.4 MM	?
2.28:1_SPACING	*	0.228 MM	?
1.1:1_SPACING	*	0.110 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	TOP, BOTTOM	0.230 MM	?
3X_DIELECTRIC	TOP, BOTTOM	0.345 MM	?
4X_DIELECTRIC	TOP, BOTTOM	0.460 MM	?
5X_DIELECTRIC	TOP, BOTTOM	0.575 MM	?
2X_DIELECTRIC	ISL2, ISL13	0.110 MM	?
3X_DIELECTRIC	ISL2, ISL13	0.165 MM	?
4X_DIELECTRIC	ISL2, ISL13	0.220 MM	?
5X_DIELECTRIC	ISL2, ISL13	0.275 MM	?
2X_DIELECTRIC	*	0.120 MM	?
3X_DIELECTRIC	*	0.180 MM	?
4X_DIELECTRIC	*	0.240 MM	?
5X_DIELECTRIC	*	0.300 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V5_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.2 MM	1000
PWR_P2MM	*	0.2 MM	1000

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_STATIC		=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA_P1MM	BGA_P1MM
MEM_CLK	*	BGA_P1MM	BGA_P2MM
CLK_FSB	*	BGA_P1MM	BGA_P2MM
CLK_LPC	*	BGA_P1MM	BGA_P2MM
CLK_PCI	*	BGA_P1MM	BGA_P2MM
CLK_PCIE	*	BGA_P1MM	BGA_P2MM
CLK_SLOW	*	BGA_P1MM	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_50s	BGA_P1MM	STANDARD

M96 RULE DEFINITIONS

SYNC_MASTER=M97 SYNC_DATE=02/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE DRAWING NUMBER REV.

D 051-7631 2.3.0

SCALE NONE SHT 71 OF 71