

J43 MLB SCHEMATIC DVT

REV 6.5.0

4/09/13

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	Sync	Page	Contents	Sync
1	Table of Contents	MASTER	46	LPC+SPI Debug Connector	J41_MLB
2	BOM Configuration	J41_MLB	47	Audio: Speaker Amp	J41_MLB
3	BOM Variants	K21_MLB	48	Battery Connector	MASTER
4	PD PARTS	MASTER	49	DC-In & G3H Supply	J41_MLB
5	CPU GFX/NCTF/RSVD	J41_MLB	50	PBus Supply & Battery Charger	J41_MLB
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	51	CPU VR12.6 VCC Regulator IC	J41_MLB
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	52	CPU VR12.5 VCC Power Stage	J41_MLB
8	CPU/PCH POWER	J41_MLB	53	LPDDR3 Supply	J41_MLB
9	CPU/PCH GROUNDS	J41_MLB	54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB
10	CPU Decoupling	WILL_J43	55	1.05V S0 Power Supply	J41_MLB
11	PCH Decoupling	J41_MLB	56	LCD/KBD Backlight Driver	J41_MLB
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	57	Misc Power Supplies	J41_MLB
13	PCH PM/PCI/GFX	J41_MLB	58	Power FETs	J41_MLB
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	59	Power Control	J41_MLB
15	PCH GPIO/MISC/LPIO	J41_MLB	60	Internal DisplayPort Connector	J41_MLB
16	CPU/PCH Merged XDP	J41_MLB	61	Left I/O (LIO) Connector	CLEAN_J43
17	Chipset Support	J41_MLB	62	Power Aliases	J41_MLB
18	Project Chipset Support	J41_MLB	63	Signal Aliases	J41_MLB
19	DDR3 VREF MARGINING	J41_MLB	64	Func Test / No Test	J41_MLB
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	65	Project FCT/NC/Aliases	J41_MLB
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	66	PCB Rule Definitions	CONSTRAINTS
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	67	CPU Constraints	CONSTRAINTS
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	68	PCH Constraints 1	CLEAN_J43
24	LPDDR3 DRAM Termination	J41_MLB	69	PCH Constraints 2	J41_MLB
25	Thunderbolt Host (1 of 2)	J41_MLB	70	Memory Constraints	CONSTRAINTS
26	Thunderbolt Host (2 of 2)	J41_MLB	71	Thunderbolt Constraints	CONSTRAINTS
27	TBT Power Support	J41_MLB	72	Camera Constraints	J41_MLB
28	Thunderbolt Connector A	J41_MLB	73	SMC Constraints	CONSTRAINTS
29	Wireless Connector	J41_MLB	74	Project Specific Constraints	J41_MLB
30	SSD Connector	J41_MLB	75	Project Specific Constraints	CONSTRAINTS
31	Camera 1 of 2	J41_MLB	76	Reference	J41_MLB
32	Camera 2 of 2	J41_MLB			
33	SD READER CONNECTOR	MASTER			
34	SD CONTROLLER (GL3219)	MASTER			
35	External A USB3 Connector	J41_MLB			
36	IPD Connector	J41_MLB			
37	SMC	J41_MLB			
38	SMC Shared Support	J41_MLB			
39	SMC Project Support	J41_MLB			
40	SMBus Connections	J41_MLB			
41	High Side Current Sensing	J41_MLB			
42	Voltage & Load Side Current Sensing	J41_MLB			
43	Debug Sensors 1	J41_MLB			
44	Thermal Sensors	J41_MLB			
45	Fan	J41_MLB			

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM_MLB,J43	SCH	CRITICAL	
820-3437	1	PCBF_MLB,J43	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
 PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
 PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
 NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	1 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	1 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS: ENG	CPU_ML_SNS:YES, CPUV_M_SNS:YES, DRAM_SNS:YES, P1V05_SNS:NO, AIRPORT_SNS:YES, SSD_SNS:YES, LCOBELT_SNS:YES, P3V15_SNS:YES, P3V30_SNS:NO, OTHER_ML_SNS:NO, CAM_SNS:NO, CPUVDR_SNS:NO, PANEL_SNS:YES
ISNS: PROD	CPU_ML_SNS:NO, CPUV_M_SNS:NO, DRAM_SNS:NO, P1V05_SNS:NO, AIRPORT_SNS:NO, SSD_SNS:NO, LCOBELT_SNS:NO, P3V15_SNS:NO, P3V30_SNS:NO, OTHER_ML_SNS:NO, CAM_SNS:NO, CPUVDR_SNS:NO, PANEL_SNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM, 256KBIT, SPI, 5MHZ, 1.8V, 2X3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC, EEPROM, C/S (V23.4) EVT, J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC, BMC12-A3, 40MHZ/50MHZ MCU, 9X9, 157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8Kx60.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH, 8Kx60.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC, EFI ROM (V0071) DVT, J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, CO, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW, SR16L, PRQ, CO, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW, SR16H, PRQ, CO, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC, TWT, CR-4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM15700A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAMX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Dale/Vishay alt to Cytac
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200W Epsom alt to NEC
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cytac alt to NEC
197S0480	197S0343		ALL	NEC crystal alt to TSC
197S0481	197S0343		ALL	Epsom crystal alt to TSC
107S0254	107S0241		ALL	Cytac sense R alt to TFF
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	Onsemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NEC alt to TSC
197S0545	197S0544		ALL	Epsom alt to TSC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Beneas alt to Vishay
152S1876	152S1804		ALL	TK alt to Toko
107S0255	107S0240		ALL	Cytac alt to TFF
107S0250	107S0248		ALL	Cytac alt to TFF

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J41_MLB SYNC DATE=04/09/2013

PAGE TITLE

BOM Configuration

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER <SCH_NUM> D
REVISION <E4LABEL>
BRANCH <BRANCH>
PAGE 2 OF 121
SHEET 2 OF 76

BOM Variants NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CMNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CMNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Replace alt for Vishay

333S0704	333S0700		ALL	Elpida COM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J43	U5000	CRITICAL	SMC:PROG

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC,GL3219,USB3 SD CARD READER,46P,LQFN	U4500	CRITICAL	

Sub-BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS

SYNC MASTER=K21_MLB		SYNC DATE=11/16/2010	
BOM Variants			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 3 OF 121	SHEET 3 OF 76


PD Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
806-5107	1	CAN, TOPSIDE, ALT, J41/J43	TBTTOPSIDE_2P_FENCE	CRITICAL	
806-5108	1	CAN, TOPSIDE, COVER, ALT, J41/J43	TBTTOPSIDE_2P_COVER	CRITICAL	
806-3142	1	CAN, TBT, J11/J13	TBTFENCE	CRITICAL	
806-3215	1	CAN, COVER, TBT, J11/J13	TBTCOVER	CRITICAL	
806-3216	1	CAN, MDP, J11/J13	MDFCAN	CRITICAL	
806-3083	1	SHLD, USB, M/B, J11/J13	USBCAN	CRITICAL	
725-1792	1	INSULATOR, CPU, J41/J43	CPU_INSULATOR	CRITICAL	


Plated Board Slot




CPU Heat Sink Mounting Bosses




Fan Boss



X21 Boss





SSD Boss




EMI I/O Pogo Pins

DisplayPort Pogo USB/SD Card Pogo



Can Slots



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE PD PARTS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	4 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	4 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D

C




C

B

B

A


A



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
CPU GFX/NCTF/RSVD			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D




C

C


B

B



CFG<10>:SAFE MODE BOOT	1 = NORMAL OPERATION	0 = POWER FEATURES NOT ACTIVE
CFG<9> :NO SVID-CAPABLE VR	1 = VR SUPPORTS SVID	0 = VR DOES NOT SUPPORT SVID
CFG<8> :ALLOW NOA ON LOCKED UNITS	1 = NORMAL OPERATION	0 = NOA ALWAYS UNLOCKED
CFG<4> :eDP ENABLE/DISABLE	1 = DISABLED	0 = ENABLED
CFG<1> :PCH-LESS MODE	1 = NORMAL OPERATION	0 = PCH-LESS MODE
CFG<0> :RESET SEQUENCE STALL	1 = NORMAL OPERATION	0 = STALL AFTER PCU PLL LOCK

These can be placed close to J1800 and are only for debug access



NOTE: Pre-ES2 CPUs have issue with Sx cycling, must set CFG<9> low to avoid issue, but this locks CPU VR at 1.7V Vboot (CPU Sighting #4391569).

SYNC MASTER=J41 MLB SYNC DATE=04/02/2013

CPU Misc/JTAG/CFG/RSVD

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 6 OF 121
 SHEET: 6 OF 76

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

A

A

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 3 OF 19		MEM A CLK N<0>		AU37	20 24 70
		MEM A CLK P<0>		AV37	20 24 70
		MEM A CLK N<1>		AW36	21 24 70
		MEM A CLK P<1>		AY36	21 24 70
MEMORY CHANNEL A		MEM A CKE<0>		AU43	20 24 70
		MEM A CKE<1>		AW43	20 24 70
		MEM A CKE<2>		AY42	20 24 70
		MEM A CKE<3>		AY43	21 24 70
		MEM A CS L<0>		AP33	20 21 24 70
		MEM A CS L<1>		AR32	20 21 24 70
		MEM A ODT<0>		AP32	20 21 24 63 70
LPDDR3		=MEM A RAS L		AY34	63
CAB3		=MEM A WE L		AW34	63
CAB2		=MEM A CAS L		AU34	63
CAB1		=MEM A BA<0>		AU35	63
CAB4		MEM A CAB<6>		AV35	21 24 63 70
CAB6		=MEM A BA<2>		AY41	63
CAA5		=MEM A A<0>		AU36	63
CAB9		=MEM A A<1>		AY37	63
CAB8		=MEM A A<2>		AR38	63
CAB5		TP LPDDR3 RSVD1		AP36	63
RSVD1		TP LPDDR3 RSVD2		AU39	63
RSVD2		=MEM A A<5>		AR36	63
CAA0		=MEM A A<6>		AV40	63
CAA2		=MEM A A<7>		AW39	63
CAA4		=MEM A A<8>		AY39	63
CAA3		=MEM A A<9>		AU40	63
CAA1		=MEM A A<10>		AP35	63
CAB7		=MEM A A<11>		AW41	63
CAA7		MEM A CAA<6>		AU41	20 24 63 70
CAA6		=MEM A A<13>		AR35	63
CAB0		=MEM A A<14>		AV42	63
CAA9		=MEM A A<15>		AU42	63
CAA8		MEM A DOS N<0>		AJ61	63 70
SA_DQSN0		MEM A DOS N<1>		AN62	63 70
SA_DQSN1		MEM A DOS N<2>		AM58	63 70
SA_DQSN2		MEM A DOS N<3>		AM55	63 70
SA_DQSN3		MEM A DOS N<4>		AV57	63 70
SA_DQSN4		MEM A DOS N<5>		AV53	63 70
SA_DQSN5		MEM A DOS N<6>		AL43	21 63 70
SA_DQSN6		MEM A DOS N<7>		AL48	63 70
SA_DQSN7		MEM A DOS P<0>		AJ62	63 70
SA_DQSP0		MEM A DOS P<1>		AN61	63 70
SA_DQSP1		MEM A DOS P<2>		AM58	63 70
SA_DQSP2		MEM A DOS P<3>		AM55	63 70
SA_DQSP3		MEM A DOS P<4>		AW57	63 70
SA_DQSP4		MEM A DOS P<5>		AW53	63 70
SA_DQSP5		MEM A DOS P<6>		AL42	21 63 70
SA_DQSP6		MEM A DOS P<7>		AL49	63 70
SA_DQSP7		CPU DIMM VREFCA		AP49	19
SM_VREF_CA		CPU DIMM VREFDO		AR51	19
SM_VREF_DQ0		CPU DIMM VREFDO		AP51	19
SM_VREF_DQ1					

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT 2CA+GT2 BGA-TSE SYM 4 OF 19		MEM B CLK N<0>		AY31	22 24 70
		MEM B CLK P<0>		AW31	22 24 70
		MEM B CLK N<1>		AY29	23 24 70
		MEM B CLK P<1>		AW29	23 24 70
MEMORY CHANNEL B		MEM B CKE<0>		AU31	22 24 70
		MEM B CKE<1>		AW29	22 24 70
		MEM B CKE<2>		AU29	22 24 70
		MEM B CKE<3>		AY27	23 24 70
		MEM B CS L<0>		AY25	22 23 24 70
		MEM B CS L<1>		AW25	22 23 24 70
		MEM B ODT<0>		AU27	22 23 24 63 70
LPDDR3		=MEM B RAS L		AY35	63
CAB3		=MEM B WE L		AW35	63
CAB2		=MEM B CAS L		AM33	63
CAB1		=MEM B BA<0>		AL35	63
CAB4		MEM B CAB<6>		AM36	23 24 63 70
CAB6		=MEM B BA<2>		AU49	63
CAA5		=MEM B A<0>		AP40	63
CAB9		=MEM B A<1>		AR40	63
CAB8		=MEM B A<2>		AP42	63
CAB5		TP LPDDR3 RSVD3		AR42	63
RSVD3		TP LPDDR3 RSVD4		AR45	63
RSVD4		=MEM B A<5>		AP45	63
CAA0		=MEM B A<6>		AW46	63
CAA2		=MEM B A<7>		AY46	63
CAA4		=MEM B A<8>		AY47	63
CAA3		=MEM B A<9>		AU46	63
CAA1		=MEM B A<10>		AK36	63
CAB7		=MEM B A<11>		AV47	63
CAA7		MEM B CAA<6>		AU47	23 24 63 70
CAA6		=MEM B A<13>		AK33	63
CAB0		=MEM B A<14>		AR46	63
CAA9		=MEM B A<15>		AP46	63
CAA8		MEM B DOS N<0>		AW30	63 70
SB_DQSN0		MEM B DOS N<1>		AV26	63 70
SB_DQSN1		MEM B DOS N<2>		AN28	63 70
SB_DQSN2		MEM B DOS N<3>		AN25	63 70
SB_DQSN3		MEM B DOS N<4>		AW22	63 70
SB_DQSN4		MEM B DOS N<5>		AV18	63 70
SB_DQSN5		MEM B DOS N<6>		AN21	23 63 70
SB_DQSN6		MEM B DOS N<7>		AN18	63 70
SB_DQSN7		MEM B DOS P<0>		AV30	63 70
SB_DQSP0		MEM B DOS P<1>		AW26	63 70
SB_DQSP1		MEM B DOS P<2>		AM28	63 70
SB_DQSP2		MEM B DOS P<3>		AM25	63 70
SB_DQSP3		MEM B DOS P<4>		AV22	63 70
SB_DQSP4		MEM B DOS P<5>		AW18	63 70
SB_DQSP5		MEM B DOS P<6>		AM21	23 63 70
SB_DQSP6		MEM B DOS P<7>		AM18	63 70
SB_DQSP7					

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


CPU DDR3/LPDDR3 Interfaces

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 7 OF 121
SHEET: 7 OF 76

HSW-ULT current estimates from Haswell Mobile ULT Processor EDS vol 1, doc #502406, v0.9.
 LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0.
 Note [1] current numbers from clarification email, from Srini, dated 9/10/2012 2:11pm.



PAGE TITLE CPU/PCH POWER		DRAWING NUMBER <SCH_NUM> D	
Apple Inc.		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 8 OF 121	
		SHEET 8 OF 76	




PAGE TITLE		DRAWING NUMBER		SIZE	
CPU/PCH GROUNDS		<SCH_NUM>		D	
Apple Inc.		REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		9 OF 121	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		9 OF 76	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					

CPU VCC Decoupling

Intel recommendation (Table 5-1): 23x 22uF 0805 stuff, 7x 22uF 0805 nostuff
Apple implementation : 18x 10uF 0402 mirrored stuff, 1x 470uF stuff, 50x 10uF mirrored no stuff, 50x 10uF single sided no stuff


64 62 52 42 8 PPVCC_S0_CPU




CPU VDDQ DECOUPLING

Intel recommendation (Table 5-4): 4x 2.2uF 0402, 6x 10uF 0603
Apple implementation : 4x 2.2uF 0402, 6x 10uF 0402, 2x 270uF B2 no stuff

42 PPVMEMIO_S0_CPU




DRAWING NUMBER		SIZE
<SCH_NUM>		D
REVISION		
<E4LABEL>		
BRANCH		
<BRANCH>		
PAGE		10 OF 121
SHEET		10 OF 76



LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srinii, dated 9/10/2012 2:11pm.

SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
PAGE TITLE			
PCH Decoupling			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	12 OF 121
		SHEET	11 OF 76



CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2
BGA-TSP
SYM 5 OF 19

RTCX1	AW5	INTRUDER*	AU6
RTCX2	AY5	INTVRMEN	AV7
		SRTCST*	AV6
		RTCST*	AU7
HDA_BCLK/I2S0_SCLK	AW8	HDA_RST*/I2S_MCLK	AU8
HDA_SYNC/I2S0_SFRM (IPD-PLTRST#)	AV11	HDA_SDI0/I2S0_RXD	AY10
HDA_RST*/I2S_MCLK	AU8	HDA_SDI1/I2S1_RXD (IPD)	AU12
HDA_SDI0/I2S0_RXD	AY10	HDA_SDO/I2S0_TXD (IPD-PLTRST#)	AU11
HDA_SDI1/I2S1_RXD (IPD)	AU12	HDA_DOCK_EN*/I2S1_TXD	AM10
HDA_SDO/I2S0_TXD (IPD-PLTRST#)	AU11	HDA_DOCK_RST*/I2S1_SFRM	AV10
HDA_DOCK_EN*/I2S1_TXD	AM10	I2S1_SCLK	AY8
HDA_DOCK_RST*/I2S1_SFRM	AV10	PCH_TRST*	AU62
I2S1_SCLK	AY8	PCH_TCK (IPD)	AE62
PCH_TRST*	AU62	PCH_TDI (IPU)	AD61
PCH_TCK (IPD)	AE62	PCH_TDO	AE61
PCH_TDI (IPU)	AD61	PCH_TMS (IPU)	AD62
PCH_TDO	AE61	RSVD	AL11
PCH_TMS (IPU)	AD62	RSVD	NC
RSVD	AL11	RSVD	AC4
RSVD	NC	JTAGX	AE63
RSVD	AC4	RSVD	AV2
JTAGX	AE63	RSVD	NC
RSVD	AV2	RSVD	NC

CRITICAL OMIT_TABLE

U0500 HASWELL-ULT
2C+GT2
BGA-TSP
SYM 6 OF 19

CLKOUT_PCIE_N0	C43	CLKOUT_PCIE_P0	C42
PCIECLKRQ0*/GPIO18	U2	CLKOUT_PCIE_N1	B41
CLKOUT_PCIE_N1	B41	CLKOUT_PCIE_P1	A41
PCIECLKRQ1*/GPIO19	Y5	CLKOUT_PCIE_N2	C41
CLKOUT_PCIE_N2	C41	CLKOUT_PCIE_P2	B42
PCIECLKRQ2*/GPIO20	AD1	CLKOUT_PCIE_N3	B38
CLKOUT_PCIE_N3	B38	CLKOUT_PCIE_P3	C37
PCIECLKRQ3*/GPIO21	N1	CLKOUT_PCIE_N4	A39
CLKOUT_PCIE_N4	A39	CLKOUT_PCIE_P4	B39
PCIECLKRQ4*/GPIO22	U5	CLKOUT_PCIE_N5	B37
CLKOUT_PCIE_N5	B37	CLKOUT_PCIE_P5	A37
PCIECLKRQ5*/GPIO23	T2		


SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

PCH Audio/JTAG/SATA/CLK

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	13 OF 121
SHEET	12 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED



SLP_S0# Isolation

SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.

CRITICAL OMIT TABLE

U0500 HASWELL-ULT
2C+GT2 BGA-TSP
SYM 8 OF 19

SYSTEM POWER MANAGEMENT

AK2	SUSACK* (IPU)	DSWVRMEN	AW7	PCH_DSWVRMEN
AC3	SYS_RESET*	DPWROR	AV5	PM_DSW_PWRGD
AG2	SYS_PWROK	(IPD-DeepSx) WAKE*	AJ5	PCIE_WAKE_L
AY7	PCH_PWROK	CLKRUN*/GPIO32	V5	PM_CLKRUN_L
AB5	APWROR	SUS_STAT*/GPIO61	AG4	LPC_PWRDWN_L
AG7	PLTRST*	SUSCLK*/GPIO62	AE6	PM_CLK32K_SUSCLK_R
AW6	RSMRST*	SLP_S5*/GPIO63	AP5	PM_SLP_S5_L
AV4	SUSWRN*/SUSPWRDNACK*/GPIO30	SLP_S4*	AJ6	PM_SLP_S4_L
AL7	PWRBTN* (IPU)	SLP_S3*	AT4	PM_SLP_S3_L
AJ8	ACPRESENT*/GPIO31 (IPD-DeepSx)	SLP_A*	AL5	TP_PM_SLP_A_L
AN4	BATLOW*/GPIO72	SLP_SUS*	AP4	PM_SLP_SUS_L
AF2	SLP_S0*	SLP_LAN*	AJ7	TP_PCH_SLP_LAN_L
AM5	SLP_WLAN*/GPIO29			

CRITICAL OMIT TABLE

U0500 HASWELL-ULT
2C+GT2 BGA-TSP
SYM 9 OF 19

B8	EDP_BKLTCTL	DDPB_CTRLCLK	B9	DP_TBTSNK0_DDC_CLK
A9	EDP_BKLTEN	DDPB_CTRLDATA (IPD-PLTRST#)	C9	DP_TBTSNK0_DDC_DATA
C6	EDP_PANEL_PWR	DDPC_CTRLCLK	D9	DP_TBTSNK1_DDC_CLK
U6	PIRQA*/GPIO77	DDPC_CTRLDATA (IPD-PLTRST#)	D11	DP_TBTSNK1_DDC_DATA
P4	PIRQB*/GPIO78	DDPB_AUXN	C5	DP_TBTSNK0_AUXCH_C_N
N4	PIRQC*/GPIO79	DDPC_AUXN	B6	DP_TBTSNK1_AUXCH_C_N
N2	PIRQD*/GPIO80	DDPB_AUXP	B5	DP_TBTSNK0_AUXCH_C_P
AD4	PME* (IPU)	DDPC_AUXP	A6	DP_TBTSNK1_AUXCH_C_P
U7	GPIO55	DDPB_HPD	C8	DP_TBTSNK0_HPD
L1	GPIO52	DDPC_HPD	A8	DP_TBTSNK1_HPD
L3	GPIO54	EDP_HPD	D6	DP_INT_HPD
R5	GPIO51			
L4	GPIO53			

PP3V3 S5	11 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57
PP3V3 S0	62 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100
R1405 1K	1 2 5% 1/20W MF 201 13 16 37
R1410 10K	1 2 5% 1/20W MF 201 13 37
R1452 10K	1 2 5% 1/20W MF 201 13 29 31 64
R1455 10K	1 2 5% 1/20W MF 201 13 37 46 64
R1460 100K	1 2 5% 1/20W MF 201 13 37 59
R1461 100K	1 2 5% 1/20W MF 201 13 18 29 36 37 59
R1462 100K	1 2 5% 1/20W MF 201 13 17 18 37 59
R1463 100K	1 2 5% 1/20W MF 201 13 18 37
R1464 100K	1 2 5% 1/20W MF 201 13 42 59
R1430 100K	1 2 5% 1/20W MF 201 13 56
R1431 100K	1 2 5% 1/20W MF 201 13 60
R1440 100K	1 2 5% 1/20W MF 201 13 25 27
R1441 10K	1 2 5% 1/20W MF 201 13 37
R1442 100K	1 2 5% 1/20W MF 201 13 64
R1443 100K	1 2 5% 1/20W MF 201 13 64
R1445 100K	1 2 5% 1/20W MF 201 13 64
R1446 100K	1 2 5% 1/20W MF 201 13 28
R1447 100K	1 2 5% 1/20W MF 201 13 64
R1448 100K	1 2 5% 1/20W MF 201 13 59 61 65
R1449 100K	1 2 5% 1/20W MF 201 13 64


SYNC_MASTER=J41_MLB SYNC_DATE=02/06/2013

PCH PM/PCI/GFX

Apple Inc.


DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 14 OF 121
SHEET: 13 OF 76

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



SML1ALERT# pull-up not provided on this page, may be wire-ORed into other signals. Otherwise, 100k pull-up to 3.3V SUS required.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PCH PCIe/USB/LPC/SPI/SMBus			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	15 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	14 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



CRITICAL OMIT TABLE

U0500	HASWELL-ULT	2C+GT2	BGA-TSP	SYM 10 OF 19
BMBUSY*/GPIO76				
LAN_PHY_PWR_CTRL/GPIO12				
GPIO15 (IPD-RSMRST#)				
GPIO16				
GPIO17				
GPIO24				
GPIO27 (IPD-DeepSx)				
GPIO28				
GPIO26				
GPIO56				
GPIO57				
GPIO58				
GPIO59				
GPIO44				
GPIO47				
GPIO48				
GPIO49				
GPIO50				
HSIOPC/GPIO71				
GPIO13				
GPIO14				
GPIO25				
GPIO45				
GPIO46				
GPIO9				
GPIO10				
DEVSLP0*/GPIO33				
SDIO_POWER_EN/GPIO70				
DEVSLP1*/GPIO38				
DEVSLP2*/GPIO39				
SPKR/GPIO81 (IPD-PLTRST#)				

Pull-up/down on chipset support page (depends on TBT controller)
 Cactus Ridge: Alias to TBT_CIO_PLUGIN_EVENT, requires pull-down.
 Redwood Ridge: Alias to TBT_CIO_PLUGIN_EVENT_L, requires pull-up (S0).

Pull-up on TBT page
 Requires connection to SMC via 1K series R

R1616 should also be stuffed if platform does not use SD card


SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
PCH GPIO/MISC/LPIO			
Apple Inc.		DRAWING NUMBER	SIZE
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE	16 OF 121		SHEET
		15 OF 76	

Extra BPM Testpoints

- XDP_BPM L<2> TP1802
- XDP_BPM L<3> TP1803
- XDP_BPM L<4> TP1804
- XDP_BPM L<5> TP1805
- XDP_BPM L<6> TP1806
- XDP_BPM L<7> TP1807


Merged (CPU/PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout. Use with 921-0133 Adapter Flex to support chipset debug.





PCH XDP Signals

These signals do not connect to XDP connector in this architecture, only accessible via Top-Side Probe. Nets are listed here to show XDP associations and to make clear what restrictions exist on PCH GPIOs when Top-Side Probe is used for PCH debug.



Unused & MLB_RAMCFGx GPIOs have TPs.
 USB Overcurrents are aliased, do not cause USB OC# events during PCH debug.
 SDCONN_STATE_CHANGE_L is aliased, do not plug/unplug SD Cards during PCH debug.
 JTAG_ISP (non-TMS) nets are aliased, do not attempt bit-banged JTAG during PCH debug.
 NOTE: Should force PCH GPIO47 high to ensure TBT router powered to avoid leakage/clamping of signals.
 SSD_PCIE*_SEL_L straps are connected via 1K to common net.
 LPCPLUS_GPIO is aliased, do not attempt use during PCH debug.

CPU JTAG Isolation



SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
CPU/PCH Merged XDP			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	18 OF 121
		SHEET	16 OF 76

System RTC Power Source & 32kHz / 25MHz Clock Generator


Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)


PP3V42 G3H
Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot
PP3V3 S5
Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.


CAM XTAL Power
TBT XTAL Power




PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter


CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap



VCCST (1.05V S0) PWRGD




PCH PWROK Generation




PAGE TITLE		SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Chipset Support					
Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		BRANCH	
		<E4LABEL>		<BRANCH>	
		PAGE		SHEET	
		19 OF 121		17 OF 76	

Platform Reset Connections




GreenCLK 25MHz Power




DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface. DP++ spec violation, should remove!




Thunderbolt Pull-up/downs

Cactus Ridge GO2SX signal pulled-up to SUS rail




Power State Debug LEDs

(For development only)




TBT Aliases




RAM Configuration Straps

Pull-downs for chip-down RAM systems



LPDDR3 Alias Support



SYNC MASTER=J41 MLB		SYNC DATE=02/15/2013	
Project Chipset Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:
 - =PP3V3_S3_VREFMRGN
 - =PPDDR_S3_MEMVREF

Signal aliases required by this page:
 - =I2C_VREFDACS_SCL
 - =I2C_VREFDACS_SDA
 - =I2C_PCA9557D_SCL
 - =I2C_PCA9557D_SDA

BOM options provided by this page:
 - DDRVREF_DAC - Stuffs DAC margining circuit.

CPU-Based Margining

FETs for CPU isolation during DAC margining


NOTE: CPU DAC output step sizes:
 DDR3 (1.5V) 7.70mV per step
 DDR3L (1.35V) 6.99mV per step
 LPDDR3 (1.2V) ???mV per step

NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC-Based Margining

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.

OMIT



	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG
DAC Channel:	A	B	C	C	D
PCA9557D Pin:	1	2	3	4	5
Nominal value	0.600V (DAC: 0x2E.5)	0.675V (DAC: 0x34)	1.200V (DAC: 0x5D)	1.343V (DAC: 0x68)	
Margining target:	0.300V - 0.900V (+/- 300mV)	0.337V - 1.013V (+/- 337.5mV)	0.800V - 1.600V (+/- 400mV)	0.972V - 1.714V (+/- 371mV)	
DAC range:	0.000V - 1.199V (0x00 - 0x5D)	0.000V - 1.354V (0x00 - 0x69)	0.000V - 2.397V (0x00 - 0xBA)	0.000V - 2.694V (0x00 - 0xD1)	
Vref current:	+73uA - -73uA (= sourced)	+82uA - -82uA (= sourced)	+21uA - -21uA (= sourced)	+25uA - -25uA (= sourced)	
DAC step size:	6.36mV / step @ output	6.36mV / step @ output	4.28mV / step @ output	3.53mV / step @ output	

VRef Dividers

Always used, regardless of margining option.

SYNC MASTER=J41 MLB SYNC DATE=02/12/2013


DDR3 VREF MARGINING

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED


DRAWING NUMBER: <SCH_NUM>
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 22 OF 121
 SHEET: 19 OF 76

LPDDR3 CHANNEL A (0-31)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 23 OF 121		SHEET 20 OF 76	

LPDDR3 CHANNEL A (32-63)



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel A (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 24 OF 121		SHEET 21 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			


LPDDR3 CHANNEL B (0-31)



PLACEMENT_NOTE:
 10uF caps are shared between DRAM.
 Distribute evenly.



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (0-31)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 25 OF 121		SHEET 22 OF 76	

LPDDR3 CHANNEL B (32-63)




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE LPDDR3 DRAM Channel B (32-63)			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
PAGE 26 OF 121		SHEET 23 OF 76	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Intel recommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
LPDDR3 DRAM Termination			
Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 27 OF 121
		SHEET 24 OF 76	




NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (1 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	28 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	25 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

For unused port, pull CONFIG1, CONFIG2, LSRX, HPD and CIO_SEL low (10k). All other port signals can be NC.



EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
 Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thunderbolt Host (2 of 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes

Power aliases required by this page:
 - =PPVIN_SW_TBTBST (8-13V Boost Input)
 - =PP15V_TBT_REG (15V Boost Output)
 - =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
 - =PP3V3_TBT_FET (3.3V FET Output)
 - =PP3V3_S0_TBTTPWRCTL
 - =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
 - =PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:
 - =TBT_CLKREQ_L
 - =TBT_RESET_L

BOM options provided by this page:
 (NONE)


TBT 15V Boost Regulator




Supervisor & CLKREQ# Isolation




TBT "POC" Power-up Reset




3.3V TBT "LC" Switch



1.05V TBT "LC" Switch



1.05V TBT "CIO" Switch



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

TBT Power Support


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM> D
REVISION	<E4LABEL>
BRANCH	<BRANCH>
PAGE	30 OF 121
SHEET	27 OF 76

3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt device attach.




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max
IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



Thunderbolt Connector A




SYNC MASTER=J41 MLB SYNC DATE=02/07/2013

Thunderbolt Connector A

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 32 OF 121
SHEET: 28 OF 76


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



3.3V WLAN Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max


SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Wireless Connector		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	29 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	



Per Intel PDG, use PCIe style decoupling, when muxing PCIe & SATA

PCIe polarity inversion and lane reversal are only permitted on the device side, provided the device PHY supports it.

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
SSD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 121
		SHEET	30 OF 76




PAGE TITLE: SYNC_MASTER=J41_MLB SYNC DATE=04/02/2013

Camera 1 of 2


Apple Inc.

DRAWING NUMBER <SCH NUM>	SIZE D
REVISION <E4LABEL>	BRANCH <BRANCH>
PAGE 39 OF 121	
SHEET 31 OF 76	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




PAGE TITLE		SYNC DATE=03/20/2013	
Camera 2 of 2		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	40 OF 121
		SHEET	32 OF 76



SYNC_MASTER=MASTER		SYNC_DATE=07/01/2011	
SD READER CONNECTOR			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	44 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	33 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

3.3V S3 SD Card Switch




Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
Current	2.5A



SYNC MASTER=MASTER		SYNC DATE=10/11/2010	
PAGE TITLE			
SD CONTROLLER (GL3219)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	45 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Right USB Port A

USB Port Power Switch




Mojo SMC Debug Mux



APN: 514-0819


SYNC MASTER=J41 MLB		SYNC DATE=02/07/2013	
External A USB3 Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	46 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	35 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



IPD Flex Connector

CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J41 MLB		SYNC DATE=02/12/2013	
IPD Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	48 OF 121
		SHEET	36 OF 76




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	50 OF 121
		SHEET	37 OF 76

SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal values: 5, 6, 8, 10, 12, 16, 18, 20, 24, 25 MHz



SMC12 PECl Support



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC Shared Support			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	51 OF 121
		SHEET	38 OF 76

D

D

C

C

B





B

A


A

41 39 37	SMC HS COMPUTING ISENSE	SMC HS COMPUTING ISENSE	37 39 41
42 39 37	SMC PBUS VSENSE	SMC PBUS VSENSE	37 39 42
41 39 37	SMC BMON ISENSE	SMC BMON ISENSE	37 39 41
41 39 37	SMC DCIN ISENSE	SMC DCIN ISENSE	37 39 41
42 39 37	SMC DCIN VSENSE	SMC DCIN VSENSE	37 39 42
43 39 37	SMC BMON DISCRETE ISENSE	SMC BMON DISCRETE ISENSE	37 39 43
42 39 37	SMC CPU ISENSE	SMC CPU ISENSE	37 39 42
41 39 37	SMC OTHER HI ISENSE	SMC OTHER HI ISENSE	37 39 41
43 39 37	SMC PANEL ISENSE	SMC PANEL ISENSE	37 39 43
41 39 37	SMC 1V2S3 ISENSE	SMC 1V2S3 ISENSE	37 39 41
41 39 37	SMC LCDBKLT ISENSE	SMC LCDBKLT ISENSE	37 39 41
42 39 37	SMC P3V3S5 ISENSE	SMC P3V3S5 ISENSE	37 39 42
41 39 37	SMC WLAN ISENSE	SMC WLAN ISENSE	37 39 41
41 39 37	SMC SSD ISENSE	SMC SSD ISENSE	37 39 41
41 39 37	SMC P3V3S0 ISENSE	SMC P3V3S0 ISENSE	37 39 41
41 39 37	SMC CAMERA ISENSE	SMC CAMERA ISENSE	37 39 41
	PP3V3 S0SW SD	PP3V3 S0SW SD alias on page 103	
42 39 37	SMC P1V05S0 VSENSE	SMC P1V05S0 VSENSE	37 39 42
42 39 37	SMC CPUDDR ISENSE	SMC CPUDDR ISENSE	37 39 42
42 39 37	SMC P1V05S0 ISENSE	SMC P1V05S0 ISENSE	37 39 42
42 39 37	SMC CPU VSENSE	SMC CPU VSENSE	37 39 42
43 39 37	SMC CPUVR ADJUST ISENSE	SMC CPUVR ADJUST ISENSE	37 39 43
43 39 37	SMC CPU IMON ISENSE	SMC CPU IMON ISENSE	37 39 43
64 41 39 38 37 29	PP3V3 WLAN	PP3V3 WLAN	29 37 38 39 41 64

Top-Block Swap




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMC Project Support			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	52 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
SMBus Connections			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	53 OF 121
		SHEET	40 OF 76


ICOR : COMPUTING High Side Current Sense

EDP Current : 12A
MAX Vdiff : 24 mV
GAIN : 100X




IOOR : OTHER High Side Current Sense

EDP Current : 10.75A
MAX Vdiff : 53.75 mV
GAIN : 50X




IROC : 3.3V S0 FET Current Sense

EDP Current : 1.02A
MAX Vdiff : 3.06 mV
GAIN : 1000X




IS2C : 3.3V Camera Current Sense

EDP Current : 0.82A
MAX Vdiff : 16.36 mV
GAIN : 200X



CHARGER BMON High Side Current Sense

ISL6259 Gain: 36x
Scale: 2.78A / V
Max Vout: 3.3V at 9.167A
EDP Current: 310A



DC-IN (AMON) Current Sense


Sense R is R7120, 20mOhm
ISL6259 Gain: 20x
Max Vout: 1.4V at 8.25A
Scale: 2.5A / V
EDP Current: 3.5A

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5485		SSD_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5425		CAM_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5445		3V3S0_ISNS:NO


IM3C : DDR 1V2 Current Sense (LPDDR + CPUDDR)

EDP Current : 7.57A
MAX Vdiff : 15.14 mV
GAIN : 200X
SENSE R : R7450 0.002R




IAPC : AirPort Current Sense

EDP Current : 1.00A
MAX Vdiff : 25 mV
GAIN : 100X




ISDC : SSD Current Sense

EDP Current : 3.00A
MAX Vdiff : 15 mV
GAIN : 200X



IBLC : LCD Backlight Driver Input Current Sense

EDP Current : 0.67A
MAX Vdiff : 0.06 mV
GAIN : 500X



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES, SENSE, 0.003OHM, 1W, 4-TERM, 1%, 0612, TPT	R5480	CRITICAL	


High Side Current Sensing

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 121
SHEET: 41 OF 76


VP0R: PBUS Voltage Sense Enable & Filter




VD0R: DC-In Voltage Sense Enable & Filter




CPU Vcore Voltage Sense / Filter




1.05V Voltage Sense / Filter




IC1C: 1.05V S0 CURRENT SENSE / FILTER




ICS0 : CPU VCore Load Side Current Sense



IM0C : CPU DDR Current Sense



IR5C : 3.3 S5 REG Current Sense



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5541		CPUVR_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5561		P1V05_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5595		P3V3S5_ISNS:NO
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5575		CPUDDR_ISNS:NO

Voltage & Load Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013

DRAWING NUMBER: <SCH_NUM> D

REVISION: <E4LABEL>


BRANCH: <BRANCH>

PAGE: 55 OF 121

SHEET: 42 OF 76

ICS3 : Adjustable Gain CPU VR Current


Sense Pins gain stage for U5800 (EMC1704)




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA


ILDC :LCD Panel Current Sense / Filter




VR IMON Current Sense Filter



Discrete High side Current threshold



BMON : Discrete BMON Current Sense / Filter



Vref = 0.406mV Vth = 0.442 = 1A from Battery
 Vtl = 0.290mv = 0.687A from battery
 Hysteresis TBD based on RC value changes

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB SYNC DATE=03/28/2013


Debug Sensors 1

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 56 OF 121
 SHEET: 43 OF 76


CPU Proximity, Inlet ,DDR and BMON THR Sensor



TBT,MLB Bottom Proximity Sensors




TBT, MLBBOT and TBD Temp Sensor




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Thermal Sensors			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	<BRANCH>
		PAGE	58 OF 121
		SHEET	44 OF 76

FAN CONNECTOR



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Fan			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 121
		SHEET	45 OF 76



DUAL I/O MODE (MODE 0 & 3) SUPPORTED
High Speed CLK Frequency - 50MHz for fast read dual I/O

LPC+SPI Connector

SPI Bus Series Termination

Matt Card ROM Slave

MLB ROM Slave

CPU Master

SMC12 Master


SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
LPC+SPI Debug Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	61 OF 121
		SHEET	46 OF 76

SPEAKER AMPLIFIERS


APN:353S2888

SPEAKER LOWPASS 80 HZ < FC < 132 HZ
GAIN 6DB


Right Speaker Connector



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Audio: Speaker Amp			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	<BRANCH>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	64 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	47 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




13" SPECIFIC Battery Connector




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE Battery Connector			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 69 OF 121		SHEET 48 OF 76	

MLB to LIO Power Cable Connector

CRITICAL
J7000
WTB-PWR-M82
M-RT-SM




CRITICAL
Q7010
SI5419DU
POWERPAK




3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator




SYNC MASTER=141 MLB		SYNC DATE=02/06/2013	
PAGE TITLE DC-In & G3H Supply			
Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	BRANCH	
	<E4LABEL>	<BRANCH>	
	PAGE		
	70 OF 121		
	SHEET		
	49 OF 76		




* R7151 HAS 2.2OHM TO COMPENSATE UNBALANCED VOLTAGE DUE TO DIFFERENT CURRENT ON _P AND _N. (FROM INTERSIL)

SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE PBus Supply & Battery Charger			
DRAWING NUMBER <SCH_NUM>		SIZE D	
REVISION <E4LABEL>		BRANCH <BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE 71 OF 121		SHEET 50 OF 76	





SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.6 VCC Regulator IC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	51 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




Vout = 1.85V max
 32A max output
 f = 700kHz

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
CPU VR12.5 VCC Power Stage			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	52 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
LPDDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	74 OF 121
		SHEET	53 OF 76




SYNC MASTER=J41 MLB		SYNC DATE=09/17/2012	
5V S4RS3 / 3.3V S5 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		75 OF 121	
SHEET		54 OF 76	

1.05V S0 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE			
1.05V S0 Power Supply			
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 121		55 OF 76	



PPBUS S0 LCDBKLT FET

MOSFET	FDC638APZ
CHANNEL	P-TYPE
RDS(ON)	43 mOhm @4.5V
LOADING	0.65 A (EDP)

*C7797 AND C7799 SHOULD BE PLACED IN T-BONE FOR ACOUSTICS
 *PPBUS_SW_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
 *LCD_BKLT_PWM SHOULD BE AWAY FROM BOOST CIRCUIT

10.2 ohm resistors for current measurement on LED strings.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7717, R7718, R7719		BKLT:ENG
103S0198	3	RES, THIN FILM, 1/16W, 10.2 OHM, 0.1, 0.402, SM	R7720, R7721, R7722		BKLT:ENG

Keyboard Backlight Driver & Detection

Keyboard Backlight Connector


SYNC MASTER=J41_MLB		SYNC DATE=02/06/2013	
LCD/KBD Backlight Driver			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<SCH_NUM> D
		BRANCH	<E4LABEL>
		PAGE	<BRANCH>
		SHEET	77 OF 121
			56 OF 76

1.8V S3 REGULATOR




1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.5V S0 LDO




SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Misc Power Supplies			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	78 OF 121
		SHEET	57 OF 76

1.5V S0 Audio Switch

Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ
R(on) @ 1.8V	21.8 mOhm Max
Current	2A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S4 Switch


3.3V SSD Switch

1.05V PCH HSIO Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max


Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ
R(on) @ 25C	8.5 mOhm Max
Current	5.3A Max



Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ
R(on) @ 4V Vgs	TBD mOhm Max
Current	6A Max


HSIO has turn-on requirement of <0.1V/uS ramp rate and <65uS from EN to 95% (1.05V)

3.3V S3 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V S0 Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

3.3V Sensor Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ
R(on) @ 2.5V	25.8 mOhm Max
Current	2A Max

5V S0 Switch



Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
R(on)	17 mOhm Max
Current	2.5A

SYNC MASTER=J41 MLB SYNC DATE=02/06/2013


Power FETs

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER	<SCH_NUM>	SIZE	D
REVISION	<E4LABEL>	BRANCH	<BRANCH>
PAGE	80 OF 121	SHEET	58 OF 76


S5 Enables




S5 Power Good




SSD Enable



Standby Enables




S3 Enables




Mobile System Power State Table

State	SMC_ADAPTER_EN	SMC_PM_S2_ENABLE	SMC_S4_WAKE_SRC_EN	PM_STS_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S3BNC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S3BNC)	1	0	0	0	0	0	0


S0 Rail PGOOD (BJT Version)




1.5V Codec Enable




S0 Enables




3.3V SUS Detect




CHGR VFRQ Generation



S0 Rail PGOOD Circuitry (ISL version used for development)



SUS Enables



SYNC MASTER=J41 MLB SYNC DATE=02/06/2013

Power Control

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D


REVISION: <E4LABEL>

BRANCH: <BRANCH>


PAGE: 81 OF 121

SHEET: 59 OF 76


NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
Internal DisplayPort Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	83 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	60 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
Left I/O (LIO) Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	95 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	61 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=J41 MLB SYNC DATE=01/30/2013
 PAGE TITLE: Power Aliases DRAWING NUMBER: <SCH_NUM> SIZE: D
 Apple Inc. REVISION: <E4LABEL>
 NOTICE OF PROPRIETARY PROPERTY: BRANCH: <BRANCH>
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED
 PAGE: 100 OF 121
 SHEET: 62 OF 76

LPDDR3 Command/Address

Memory Bit/Byte Swizzle

Table listing LPDDR3 Command/Address aliases with columns for MAKE_BASE, command, and bit range. Includes entries like =MEM A A<5>, =MEM A A<9>, =MEM A A<6>, =MEM A A<8>, =MEM A A<7>, =MEM A BA<2>, =MEM A CAA<6>, =MEM A A<11>, =MEM A A<15>, =MEM A A<14>, =MEM A A<13>, =MEM A CAS L, =MEM A WE L, =MEM A RAS L, =MEM A BA<0>, =MEM A A<2>, =MEM A CAB<6>, =MEM A A<10>, =MEM A A<1>, =MEM A A<0>, =MEM A ODT<0>, =TP LPDDR3 RSVD1, =TP LPDDR3 RSVD2, =MEM B A<5>, =MEM B A<9>, =MEM B A<6>, =MEM B A<8>, =MEM B A<7>, =MEM B BA<2>, =MEM B CAA<6>, =MEM B A<11>, =MEM B A<15>, =MEM B A<14>, =MEM B A<13>, =MEM B CAS L, =MEM B WE L, =MEM B RAS L, =MEM B BA<0>, =MEM B A<2>, =MEM B CAB<6>, =MEM B A<10>, =MEM B A<1>, =MEM B A<0>, =MEM B ODT<0>, =TP LPDDR3 RSVD3, =TP LPDDR3 RSVD4.

Table listing Memory Bit/Byte Swizzle aliases for MEM A. Includes entries like =MEM A DO<0>, =MEM A DO<1>, =MEM A DO<2>, =MEM A DO<3>, =MEM A DO<4>, =MEM A DO<5>, =MEM A DO<6>, =MEM A DO<7>, =MEM A DO<8>, =MEM A DO<9>, =MEM A DO<10>, =MEM A DO<11>, =MEM A DO<12>, =MEM A DO<13>, =MEM A DO<14>, =MEM A DO<15>, =MEM A DO<16>, =MEM A DO<17>, =MEM A DO<18>, =MEM A DO<19>, =MEM A DO<20>, =MEM A DO<21>, =MEM A DO<22>, =MEM A DO<23>, =MEM A DO<24>, =MEM A DO<25>, =MEM A DO<26>, =MEM A DO<27>, =MEM A DO<28>, =MEM A DO<29>, =MEM A DO<30>, =MEM A DO<31>, =MEM A DO<32>, =MEM A DO<33>, =MEM A DO<34>, =MEM A DO<35>, =MEM A DO<36>, =MEM A DO<37>, =MEM A DO<38>, =MEM A DO<39>, =MEM A DO<40>, =MEM A DO<41>, =MEM A DO<42>, =MEM A DO<43>, =MEM A DO<44>, =MEM A DO<45>, =MEM A DO<46>, =MEM A DO<47>, =MEM A DO<48>, =MEM A DO<49>, =MEM A DO<50>, =MEM A DO<51>, =MEM A DO<52>, =MEM A DO<53>, =MEM A DO<54>, =MEM A DO<55>, =MEM A DO<56>, =MEM A DO<57>, =MEM A DO<58>, =MEM A DO<59>, =MEM A DO<60>, =MEM A DO<61>, =MEM A DO<62>, =MEM A DO<63>, =MEM A DOS P<0>, =MEM A DOS N<0>, =MEM A DOS P<1>, =MEM A DOS N<1>, =MEM A DOS P<2>, =MEM A DOS N<2>, =MEM A DOS P<3>, =MEM A DOS N<3>, =MEM A DOS P<4>, =MEM A DOS N<4>, =MEM A DOS P<5>, =MEM A DOS N<5>, =MEM A DOS P<6>, =MEM A DOS N<6>, =MEM A DOS P<7>, =MEM A DOS N<7>.

Table listing Memory Bit/Byte Swizzle aliases for MEM B. Includes entries like =MEM B DO<0>, =MEM B DO<1>, =MEM B DO<2>, =MEM B DO<3>, =MEM B DO<4>, =MEM B DO<5>, =MEM B DO<6>, =MEM B DO<7>, =MEM B DO<8>, =MEM B DO<9>, =MEM B DO<10>, =MEM B DO<11>, =MEM B DO<12>, =MEM B DO<13>, =MEM B DO<14>, =MEM B DO<15>, =MEM B DO<16>, =MEM B DO<17>, =MEM B DO<18>, =MEM B DO<19>, =MEM B DO<20>, =MEM B DO<21>, =MEM B DO<22>, =MEM B DO<23>, =MEM B DO<24>, =MEM B DO<25>, =MEM B DO<26>, =MEM B DO<27>, =MEM B DO<28>, =MEM B DO<29>, =MEM B DO<30>, =MEM B DO<31>, =MEM B DO<32>, =MEM B DO<33>, =MEM B DO<34>, =MEM B DO<35>, =MEM B DO<36>, =MEM B DO<37>, =MEM B DO<38>, =MEM B DO<39>, =MEM B DO<40>, =MEM B DO<41>, =MEM B DO<42>, =MEM B DO<43>, =MEM B DO<44>, =MEM B DO<45>, =MEM B DO<46>, =MEM B DO<47>, =MEM B DO<48>, =MEM B DO<49>, =MEM B DO<50>, =MEM B DO<51>, =MEM B DO<52>, =MEM B DO<53>, =MEM B DO<54>, =MEM B DO<55>, =MEM B DO<56>, =MEM B DO<57>, =MEM B DO<58>, =MEM B DO<59>, =MEM B DO<60>, =MEM B DO<61>, =MEM B DO<62>, =MEM B DO<63>, =MEM B DOS P<0>, =MEM B DOS N<0>, =MEM B DOS P<1>, =MEM B DOS N<1>, =MEM B DOS P<2>, =MEM B DOS N<2>, =MEM B DOS P<3>, =MEM B DOS N<3>, =MEM B DOS P<4>, =MEM B DOS N<4>, =MEM B DOS P<5>, =MEM B DOS N<5>, =MEM B DOS P<6>, =MEM B DOS N<6>.

Form containing document metadata: SYNC MASTER=J41_MLB, SYNC DATE=08/30/2012, Signal Aliases, Apple Inc., DRAWING NUMBER <SCH_NUM> D, REVISION <E4LABEL>, BRANCH <BRANCH>, PAGE 102 OF 121, SHEET 63 OF 76, NOTICE OF PROPRIETARY PROPERTY, and copyright information for Apple Inc.

Functional Test Points

NO_TEST Nets

J3501: AirPort / BT Connector
Func_Test Table with columns for test name and pin numbers.

J6000: Fan Connector
Func_Test Table with columns for test name and pin numbers.

Misc Voltages & Control Signals
Func_Test Table with columns for test name and pin numbers.

J3700: SSD Connector
Func_Test Table with columns for test name and pin numbers.

J4800: IPD Flex Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J4002: Camera Connector
Func_Test Table with columns for test name and pin numbers.

J7000: DC-In Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J6100: LPC+SPI Connector
Func_Test Table with columns for test name and pin numbers.

J6404: Speaker Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J6100: LPC+SPI Connector (continued)
Func_Test Table with columns for test name and pin numbers.

J6950: Battery Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J6100: LPC+SPI Connector (continued)
Func_Test Table with columns for test name and pin numbers.

J8300: Internal DP Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J6100: LPC+SPI Connector (continued)
Func_Test Table with columns for test name and pin numbers.

J7715: KB BKLt Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

J6100: LPC+SPI Connector (continued)
Func_Test Table with columns for test name and pin numbers.

J1800: XDP Connector
Func_Test Table with columns for test name and pin numbers.

NO_TEST Nets (continued)
Table listing various network test points.

TRUE GND

Unused nets with offpage
(Nets with offpages not used on this project)

Table listing unused nets with offpage, including HDD PWR EN, WOL EN, BT PWRST L, etc.

Func Test / No Test
Apple Inc.
Drawing Number: <SCH_NUM>
Revision: <E4LABEL>
Branch: <BRANCH>
Page: 104 OF 121
Sheet: 64 OF 76

Functional Test Points

SD Card Aliases

J9500: LIO Connector		MAKE_BASE	
FUNC_TEST			
TRUE PP3V42_G3H	27 29 35 36 37 38 40 46 49 50	68 65 34 14 USB3_SD_D2R_P	14 34 65 68
TRUE PP3V3_S0	8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50	68 65 34 14 USB3_SD_D2R_N	14 34 65 68
TRUE PP1V5_S0SW_AUDIO	58 61	68 65 34 14 USB3_SD_R2D_C_P	14 34 65 68
TRUE SYS_ONEWIRE	37 61	68 65 34 14 USB3_SD_R2D_C_N	14 34 65 68
TRUE SMC_BC_ACOK	37 38 50 61		
TRUE USB_PWR_EN	35 59 61	65 39 37 34 15 PP3V3_S0SW_SD	15 34 37 39 65
TRUE SMBUS_SMC_2_S3_SDA	37 40 61 73		
TRUE SMBUS_SMC_2_S3_SCL	37 40 61 73		
TRUE SPKRAMP_SHDN_L	47 61		
			(MAKE_BASE=TRUE on page 45)
TRUE FINSTACKSNS_ALERT_L	39 61		
TRUE SPKRAMP_INR_N	47 61 74		
TRUE SPKRAMP_INR_P	47 61 74		
TRUE USB_EXTB_N	14 61 68		
TRUE USB_EXTB_P	14 61 68		
TRUE PP5V_S0_ALT_AUD_LDO_EN	61		
TRUE SMC_LID	36 37 38 61 64		
TRUE HDA_SDOUT	12 61 69		
TRUE HDA_BIT_CLK	12 61 69		
TRUE HDA_SDINO	12 61 69		
TRUE XDP_USB_EXTB_OC_L	14 16 61		
TRUE HDA_RST_L	12 61 69		
TRUE HDA_SYNC	12 61 69		
TRUE USB3_EXTB_D2R_RC_P	61 65 68		
TRUE USB3_EXTB_D2R_RC_N	61 65 68		
TRUE USB3_EXTB_R2D_P	61 65 68		
TRUE USB3_EXTB_R2D_N	61 65 68		
TRUE AUD_PWR_EN	13 59 61		

(Need to add 5 GND TPs)

Bead Probes

68 61 14	USB3_EXTB_D2R_N	BEAD-PROBE	BPA511
68 61 14	USB3_EXTB_D2R_P	BEAD-PROBE	BPA510
68 65 61	USB3_EXTB_D2R_RC_N	BEAD-PROBE	BPA520
68 65 61	USB3_EXTB_D2R_RC_P	BEAD-PROBE	BPA521
68 61 14	USB3_EXTB_R2D_C_N	BEAD-PROBE	BPA513
68 61 14	USB3_EXTB_R2D_C_P	BEAD-PROBE	BPA512
68 65 61	USB3_EXTB_R2D_N	BEAD-PROBE	BPA523
68 65 61	USB3_EXTB_R2D_P	BEAD-PROBE	BPA522

SYNC_MASTER=J41_MLB		SYNC_DATE=09/13/2012	
Project FCT/NC/Aliases			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	105 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	65 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for SATA_80D and SATA_ICOMP.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for UART_45S and UART.

USB 2.0 Interface Constraints

Table with 8 columns: PHYSICAL_RULE_SET, LAYER, ALLOW ROUTE ON LAYER?, MINIMUM LINE WIDTH, MINIMUM NECK WIDTH, MAXIMUM NECK LENGTH, DIFFPAIR PRIMARY GAP, DIFFPAIR NECK GAP. Includes rows for PCH_USB_RBBIAS and USB_80D.

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

Table with 8 columns: NET_SPACING_TYPE1, NET_SPACING_TYPE2, AREA_TYPE, SPACING_RULE_SET, SPACING_RULE_SET, LAYER, LINE-TO-LINE SPACING, WEIGHT. Includes rows for various USB3_ and USB3_20THER* constraints.

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

Table with 3 columns: ELECTRICAL_CONSTRAINT_SET, PHYSICAL, NET_TYPE. Lists various nets such as PCH_SATA_ICOMP, USB_HUB1_UP, USB_BT, USB_TPAD, TPAD_SPI_MOSI, USB_EXTB, USB_EXTB_TX, USB3_SD_RX, PCH_USB_RBBIAS, PCH_DIFFECLK_UNUSED, and CPU_45S.

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Metadata box containing: SYNC MASTER=CLEAN J43, SYNC DATE=11/13/2012, PCH Constraints 1, Apple Inc., DRAWING NUMBER <SCH_NUM> D, REVISION <E4LABEL>, BRANCH <BRANCH>, PAGE 112 OF 121, SHEET 68 OF 76.

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTDP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX	TBTDP_TX2TX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX	TBTDP_RX2RX	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX	TBTDP_TX2RX	TOP,BOTTOM	=10x_DIELECTRIC	?
TBTDP_TX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_TX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*_RX	*	TBTDP_2OTHERHS	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=6x_DIELECTRIC	?
TBTDP_TX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?
TBTDP_RX	*	*	TBTDP_2OTHER	TBTDP_2OTHER	TOP,BOTTOM	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTDE_80D	TBTDR_TX	TBT A R2D N<1..0>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>
DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>
DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>
	DP_80D	DP_TX	DP TBTPA ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPA ML N<3..1:2>
	DP_80D	DP_TX	DP A LSX ML P<1>
	DP_80D	DP_TX	DP A LSX ML N<1>
	TBTDE_80D	TBTDR_RX	TBT A D2R C P<1..0>
	TBTDE_80D	TBTDR_RX	TBT A D2R C N<1..0>
TBT_A_D2R1	TBTDE_80D	TBTDR_RX	TBT A D2R P<1>
TBT_A_D2R1	TBTDE_80D	TBTDR_RX	TBT A D2R N<1>
TBT_A_D2R0	TBTDE_80D	TBTDR_RX	TBT A D2R P<0>
TBT_A_D2R0	TBTDE_80D	TBTDR_RX	TBT A D2R N<0>
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P
TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N
	DP_80D	DP_AUX	DP TBTPA AUXCH P
	DP_80D	DP_AUX	DP TBTPA AUXCH N
	DP_80D	DP_AUX	DP A AUXCH DDC P
	DP_80D	DP_AUX	DP A AUXCH DDC N
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC P
	TBTDE_80D	TBTDR_RX	TBT A D2R1 AUXDDC N
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTDE_80D	TBTDR_TX	TBT B R2D C N<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D P<1..0>
	TBTDE_80D	TBTDR_TX	TBT B R2D N<1..0>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>
DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML P<3..1:2>
	DP_80D	DP_TX	DP TBTPB ML N<3..1:2>
	DP_80D	DP_TX	DP B LSX ML P<1>
	DP_80D	DP_TX	DP B LSX ML N<1>
	TBTDE_80D	TBTDR_RX	TBT B D2R C P<1..0>
	TBTDE_80D	TBTDR_RX	TBT B D2R C N<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R P<1..0>
TBT_B_D2R	TBTDE_80D	TBTDR_RX	TBT B D2R N<1..0>
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP
TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN
	DP_80D	DP_AUX	DP TBTPB AUXCH P
	DP_80D	DP_AUX	DP TBTPB AUXCH N
	DP_80D	DP_AUX	DP B AUXCH DDC P
	DP_80D	DP_AUX	DP B AUXCH DDC N
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC P
	TBTDE_80D	TBTDR_RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	DP_80D	DP_TX	DP TBTSRC ML C P<3..0>
	DP_80D	DP_TX	DP TBTSRC ML C N<3..0>
	DP_80D	DP_AUX	DP TBTSRC AUXCH C P
	DP_80D	DP_AUX	DP TBTSRC AUXCH C N
TBT_SPI_CLK	TBT_SPI_45S	TBT_SPI	TBT SPI CLK
TBT_SPI_MOSI	TBT_SPI_45S	TBT_SPI	TBT SPI MOSI
TBT_SPI_MISO	TBT_SPI_45S	TBT_SPI	TBT SPI MISO
TBT_SPI_CS_L	TBT_SPI_45S	TBT_SPI	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
Thunderbolt Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	115 OF 121
		SHEET	71 OF 76

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICK_2OTHER	*	=7X_DIELECTRIC	?	MIPICK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2X_DIELECTRIC	?	S2_DQS2OWNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_2OTHERMEM	*	=4X_DIELECTRIC	?	S2_2OTHERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2OTHER	*	=6X_DIELECTRIC	?	S2MEM_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK P
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM CAM CLK N
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CKE
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CS L
S2_MEM_CTRL	S2_MEM_45S	S2_MEM_CTRL	MEM CAM ODT
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM CAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM CAM RAS L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM WE L
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<0>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<1>
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM CAM BA<2>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS P<0>
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM CAM DQS N<0>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS P<1>
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM CAM DQS N<1>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DM<0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DM<1>
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM CAM A<14..0>
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM CAM DO<7..0>
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM CAM DO<15..8>
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA N
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN P
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI DATA CONN N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK N
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN P
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI CLK CONN N
		S2_MEM_PWR	PP1V35 CAM
		S2_MEM_PWR	PP0V675 CAM VREF
		S2_MEM_PWR	PP0V675 MEM CAM VREFCA
		S2_MEM_PWR	PP0V675 MEM CAM VREFDO

SYNC MASTER=J41 MLB SYNC DATE=01/30/2013

Camera Constraints

Apple Inc.

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
 IV ALL RIGHTS RESERVED

PAGE: 116 OF 121
 SHEET: 72 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM
2TO1_DIFFPAIR	*	=STANDARD	0.2 MM	0.1 MM	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_0_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SCL	37 40 60
SMBUS_SMC_0_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_0_S0_SDA	37 40 60
SMBUS_SMC_1_S0_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SCL	14 32 37 40 43 44 64 69
SMBUS_SMC_1_S0_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_1_S0_SDA	14 32 37 40 43 44 64 69
SMBUS_SMC_2_S3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SCL	37 40 61 65
SMBUS_SMC_2_S3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_2_S3_SDA	37 40 61 65
SMBUS_SMC_3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SCL	36 37 40 44 64
SMBUS_SMC_3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_3_SDA	36 37 40 44 64
SMBUS_SMC_5_G3_SCL	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SCL	37 40 48 50 64
SMBUS_SMC_5_G3_SDA	SMB_45S_R_50S	SMB	SMBUS_SMC_5_G3_SDA	37 40 48 50 64

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSI_N	50
	2TO1_DIFFPAIR		CHGR_CSI_R_P	50
	2TO1_DIFFPAIR		CHGR_CSI_R_N	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_P	50
SENSE_DIFFPAIR	2TO1_DIFFPAIR		CHGR_CSO_N	50
	2TO1_DIFFPAIR		CHGR_CSO_R_P	43 50
	2TO1_DIFFPAIR		CHGR_CSO_R_N	43 50

D

D

C


C

B

B

A

A

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	
		117 OF 121	
		SHEET	
		73 OF 76	

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SENSE_1T01_P2MM	*	=1T01_DIFFPAIR	0.200 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR
THERM_1T01_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1T01_DIFFPAIR	=1T01_DIFFPAIR
SPKR_DIFFPAIR	*	=1T01_DIFFPAIR	0.300 MM	0.100 MM	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	10000
PWR_P2MM	*	0.20 MM	10000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM
SB_POWER	SATA*	*	PWR_P2MM

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	INLET THMSNS D1 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 R N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS D2 N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	TBT MLBBOT THMSNS N 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 P 44
SENSE_DIFFPAIR	THERM_1T01_45S	THERM	MLBBOT THMSNS D3 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	TBDTHMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 P 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPU THMSNS D2 N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS N 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0 CS P 44
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVR ISNS1 N 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 P 42 52
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	CPUVR ISNS2 N 42 52
SENSE_1T01_P2MM	SENSE	SENSE	CPUVR ISNS1 P R 42 43
SENSE_1T01_P2MM	SENSE	SENSE	CPUVR ISNS1 N R 42 43
SENSE_1T01_45S	SENSE	SENSE	CPUVR ISUM R P 42
SENSE_1T01_45S	SENSE	SENSE	CPUVR ISUM R N 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR P 42
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS CPUDDR N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 N 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3S5 P 42
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS CAMERA N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS P3V3 S0 P 41
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 P 42 55
SENSE_DIFFPAIR	SENSE_1T01_P2MM	SENSE	ISNS 1V05 S0 N 42 55
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS BMON GAIN N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING N 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS COMPUTING P 41 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS OTHER P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 N 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS 1V2 S3 P 41 53
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS AIRPORT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS SSD P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT N 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS LCDBKLT P 41
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL N 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS PANEL P 43
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN N 43 44
SENSE_DIFFPAIR	SENSE_1T01_45S	SENSE	ISNS HS GAIN P 43 44
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR P 47 61 65
AUD DIFF	1T01_DIFFPAIR	AUDIO	SPKRAMP INR N 47 61 65
	1T01_DIFFPAIR	AUDIO	MAX98300 R P 47
	1T01_DIFFPAIR	AUDIO	MAX98300 R N 47
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT P 47 64
SPKR_OUT	SPKR_DIFFPAIR	AUDIO	SPKRAMP ROUT N 47 64
	SB_POWER		PP3V3 S5 47 57 58 59 60 62 64 65 66 68 69 70 71 72 73 74 75 76 77 78
	SB_POWER		PP3V3 S0 47 57 58 59 60 62 64 65 66 68 69 70 71 72 73 74 75 76 77 78
	GND		GND
	GND		GND

SYNC MASTER=J41 MLB SYNC DATE=12/07/2012

Project Specific Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM> D
 REVISION: <E4LABEL>
 BRANCH: <BRANCH>
 PAGE: 118 OF 121
 SHEET: 74 OF 76

8

7

6

5

4

3

2

1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		SDCONN DATA<0..3>	33 34
	PHYSICAL	SPACING		
SDDATA	SD_45SE		SDCONN DATA<0..3>	33 34
SDCLK	SD_45SE		SDCONN CLK	33 34
	SD_45SE		SDCONN WP	33 34
	SD_45SE		SDCONN CMD	33 34
	SD_45SE		SDCONN DETECT L	33 34
	SD_45SE	SPT	SD SPI CLK	34
	SD_45SE	SPT	SD SPI CS L	34
	SD_45SE	SPT	SD SPI MOSI	34
	SD_45SE	SPT	SD SPI MISO	34
CLK_25M_45s			SDCLK CLK 25M X1	34 69
CLK_25M_45s			SDCLK CLK25M X2 R	34 69

D

D

C

C

B

B

A

A

SYNC_MASTER=CONSTRAINTS		SYNC_DATE=09/25/2012	
Project Specific Constraints			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	119 OF 121
II NOT TO REPRODUCE OR COPY IT		SHEET	75 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8

7

6

5

4

3

2

1

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:


Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591> MobileMac HW | Task
<rdar://component/497587> MobileMac HW | Schematic
<rdar://component/497585> MobileMac HW | New Bugs
<rdar://component/497588> MobileMac HW | Layout
<rdar://component/497590> MobileMac HW | Investigation
<rdar://component/497589> MobileMac HW | Architecture

Other Info:

Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC MASTER=J41 MLB		SYNC DATE=07/03/2012	
PAGE TITLE			
Reference			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM>	SIZE
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	<BRANCH>	
	PAGE	121 OF 121	
	SHEET	76 OF 76	