

T12J Block Diagram

Discharge
PAGE 30

Switch & LED
PAGE 44

DCIN & BAT
Connector
PAGE 45

Vcore Power
PAGE 50

System Power
PAGE 51

I/O Power
1.5VS & 1.05VS
PAGE 52

I/O Power
DDR & VTT
PAGE 53

I/O Power
+3VA & +2.5V
PAGE 54

VGA Power
Core & VRAM
PAGE 55

Power Charge
PAGE 56


Power Detect
PAGE 57

Power Protect
PAGE 58

Power
Load Switch
PAGE 59

Power
FLOWCHAT
PAGE 60

Power Signal
PAGE 61



ASUS		Title : BLOCK DIAGRAM	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	2.0
Date: Monday, May 29, 2006	Sheet	1	of 65

EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
32	PWM0/GPA0	NC		GPO
33	PWM1/GPA1	FAN_PWM	O	High
36	PWM2/GPA2	NC		GPO
37	PWM3/GPA3	NC		GPO
38	PWM4/GPA4	CHG_LED_UP#	O	Low
39	PWM5/GPA5	PWR_LED_UP#	O	Low
40	PWM6/GPA6	BATSEL_3S#	O	Low
43	PWM7/GPA7	LCD_BACKOFF#	O	Low
153	RXD/GPB0	NUM_LED	O	High
154	TXD/GPB1	CAP_LED	O	High
162	GPB2	SCRL_LED	O	High
163	SMCLK0/GPB3	SMB0_CLK	I/O	
164	SMDAT0/GPB4	SMB0_DAT	I/O	
5	GA20/GPB5	A20GATE	O	High
6	KBRST#/GPB6	RC_IN#	O	Low
165	GPB7	THRO_CPU	O	High
47	CLKOUT/GPC0	NC		GPO
169	SMCLK1/GPC1	SMB1_CLK	I/O	
170	SMDAT1/GPC2	SMB1_DAT	I/O	
171	GPC3	NC		GPO
172	TMR10/WUI2/GPC4	ACIN_OC#	I	Low
175	GPC5	OP_SD#	O	Low
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I	Low
1	CK32KOUT/GPC7	NC	O	GPO
26	RI1#/WUI0/GPD0	PM_SUSB#	I	Low
29	RI2#/WUI1/GPD1	PM_SUSC#	I	Low
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	I	Low
31	ECSC#GPD3	EXT_SC#	O	Low
41	GPD4	NC		GPO
42	GINT/GPD5	NC		GPO
62	TACH0/GPD6	FAN_TACH	I	High
63	TACH1/GPD7	NC	O	GPO
87	ADC4/GPE0	WLAN_SW#	I	Low
88	ADC5/GPE1	NC	I	
89	ADC6/GPE2	MARATHON#	I	Low
90	ADC7/GPE3	DISTP_SW#	I	Low
2	PWRSW/GPE4	PWR_SW#	I	Low
44	WUI5/GPE5	NC		
24	LPCPD#/WUI6/GPE6	LID_EC#	I	Low
25	CLKRUN#/WUI7/GPE7	WLAN_V_ON#	PU	GPO
110	PS2CLK0/GPF0	/	PU	
111	PS2DAT0/GPF1	/	PU	
114	PS2CLK1/GPF2	/	PU	
115	PS2DAT1/GPF3	/	PU	
116	PS2CLK2/GPF4	TP_CLK		
117	PS2DAT2/GPF5	TP_DAT		
118	PS2CLK3/GPF6	PWRLMT#	I	Low
119	PS2DAT3/GPF7	/	PU	
113	FA16/GPG0	FA16		
112	FA17/GPG1	FA17		
104	FA18/GPG2	FA18		
103	FA19/GPG3	NC		
3	FA20/GPG4	THRM_ALERT#	I	
4	FA21/GPG5	NC		
27	LPC80HL/GPG6	PMTHERM#	O	
28	LPC80LL/GPG7	AC_APR_UC#	I	

EC ITE8511 GPIO List

Pin	Pin Name	Signal Name	Type	Active
48	GPH0	VSUS_ON	O	High
54	GPH1	VSUS_GD#	I	Low
55	GPH2	CPUPWR_GD#	I	Low
69	GPH3	PM_PWRBTN#	O	Low
70	GPH4	SUSC#	O	Low
75	GPH5	SUSB#	O	Low
76	GPH6	CPU_VRON	O	High
105	GPH7	PM_RSMRST#	O	Low
148	GPIO	ICH7_PWROK	O	High
149	GP11	NC	O	GPO
152	GP12	NC		GPO
155	GP13	CHG_EN#	O	Low
156	GP14	PRECHG	O	High
168	GP15	BAT_LL#	O	Low
174	GP16	BAT_LEARN	O	High
148	GPL0	WLAN_ON#	I	Low
149	GPL1	BT_ON#	I	Low
152	GPL2	RF_OFF_SW#	I	Low
155	GPL3	RF_LED_ON	I	High
156	GPL4	NC		GPO
168	GPL5	NC		GPO
174	GPL6	NC		GPO

ICH7-M GPIO SETTING


Pin	Pin Name	Signal Name	Type	Active
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I	
C8	GPIO01/REQ5#	PCI_REQ#5	I	
G8	GPIO02/PIRQE#	PCI_INTE#	I	
F7	GPIO03/PIRQ#	PCI_INTF#	I	
F8	GPIO04/PIRQG#	PCI_INTG#	I	
G7	GPIO05/PIRQH#	PCI_INTH#	I	
AC21	GPIO06	BTLED_ON	O	
AC18	GPIO07	NC	I	
E21	GPIO08	EXTSM#	I	
E20	GPIO09	SATA_DET#0	I	
A20	GPIO10	NC	O	
B23	SMBALERT#/GPIO11	SMB_ALERT#	PU	
F19	GPIO12	KBC_SC#	I	
E19	GPIO13	NC	O	
R4	GPIO14	NC	O	
E22	GPIO15	WLAN_LED#	O	
AC22	GPIO16	PM_DPRSLPVR	O	
D8	GPIO17/GNT5#	PCI_GNT#5	O	
AC20	GPIO18/STP_PC#	STP_PC#	O	
AH18	GPIO19/SATA1GP	NC	PU	
AF21	GPIO20/STP_CPU#	STP_CPU#	O	
AE19	GPIO21/SATA0GP	NC	PU	
A13	GPIO22/REQ4#	PCI_REQ#4	I	
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O	
R3	GPIO24	P4G_LED#	O	
D20	GPIO25	NC	O	
A21	GPIO26/EL_RSVD	BT_DET#	I	
B21	GPIO27/EL_STATE0	NC	I	
E23	GPIO28/EL_STATE1	NC	I	
C3	GPIO29/OC#5	USB_OC#5	I	
A2	GPIO30/OC#6	NEWCARD_OC#	I	
B3	GPIO31/OC#7	USB_OC#7	I	
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O	
AC19	GPIO33/AZ_DOCK_EN#	NC	O	
U2	GPIO34/AZ_DOCK_RST#	NC	O	
AD21	GPIO35	NC	O	
AH19	GPIO36/SATA2GP	NC	O	
AE19	GPIO37/SATA3GP	PCB_ID0	I	
AD20	GPIO38	PCB_ID1	I	
AE20	GPIO39	PCB_ID2	I	
A14	GNT4#/GPIO48	PCI_GNT#4	O	
AG24	GPIO49/CPUPWRGD	H_PWRGD	O	

PCI Device	IDSEL#	REQ/GNT#	Interrupts
CARD READER	AD17	0	C
1394	AD17	0	B
LAN	AD23		


PCI E Device	Bus		
RTL8111B	PE(T/R)(p/n)1		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
CPU Thermal Sensor(ADT7473)	01011100x (5C)
VGA Thermal Sensor(ADT7473)	0100000x (40)


		Title : GPIO SETTING	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	2	of 65




CPU + VCORE Bulk-Decoupling Capacitors




CPU + VCORE Mid-Frequency Capacitors





+VCORE Mid-Frequency Capacitor
 Intel: 22UF *32
 R1F: 10UF *16
+VCCP Decoupling Capacitor
 Intel: 270UF *1, 0.1UF *6
 R1F: 220UF *1, 0.1UF *4



CPU + VCCP Decoupling Capacitors



CPU + VCCA Decoupling Capacitors




ASUS Title : CPU_YONAH(PWR)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006			Sheet 4 of 65


RCOMP

For Calibrating the FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB




Voltage Swing


For Providing a Reference Voltage to The FSB RCOMP circuits



AGTL+ I/O Voltage Reference



GMCH Strapping




Note: CFG[17:3] have internal pull-up while CFG[20:18] have internal pull-down.

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
7		
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


CFG[17..3] have internal pullup resistors.
CFG[19..18] have internal pulldown resistors.
SDVOCRTL_DATA has internal pulldown resistors.

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



Layout Note:
Route as short as possible



ASUS Title : NB-945PM(DMI & CFG)
 ASUSTek COMPUTER INC. NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev
 Custom P/N <OrgAddr2> 1.2
 Date: Monday, May 29, 2006 Sheet 6 of 65



PCIEB_TXP15	1	2		PCIEG_RXP15
PCIEB_TXP14	C701	0.1UF/16V	2	PCIEG_RXP14
PCIEB_TXP13	1	2	C702	0.1UF/16V
PCIEB_TXP12	C703	0.1UF/16V	2	PCIEG_RXP12
PCIEB_TXP11	1	2	C704	0.1UF/16V
PCIEB_TXP10	C705	0.1UF/16V	2	PCIEG_RXP10
PCIEB_TXP9	1	2	C706	0.1UF/16V
PCIEB_TXP8	C707	0.1UF/16V	2	PCIEG_RXP8
PCIEB_TXP7	1	2	C708	0.1UF/16V
PCIEB_TXP6	C709	0.1UF/16V	2	PCIEG_RXP6
PCIEB_TXP5	1	2	C710	0.1UF/16V
PCIEB_TXP4	C711	0.1UF/16V	2	PCIEG_RXP4
PCIEB_TXP3	1	2	C712	0.1UF/16V
PCIEB_TXP2	C713	0.1UF/16V	2	PCIEG_RXP2
PCIEB_TXP1	1	2	C714	0.1UF/16V
PCIEB_TXP0	C715	0.1UF/16V	2	PCIEG_RXP0
			C716	0.1UF/16V
PCIEB_TXN15	1	2		PCIEG_RXN15
PCIEB_TXN14	C717	0.1UF/16V	2	PCIEG_RXN14
PCIEB_TXN13	1	2	C718	0.1UF/16V
PCIEB_TXN12	C719	0.1UF/16V	2	PCIEG_RXN12
PCIEB_TXN11	1	2	C720	0.1UF/16V
PCIEB_TXN10	C721	0.1UF/16V	2	PCIEG_RXN10
PCIEB_TXN9	1	2	C722	0.1UF/16V
PCIEB_TXN8	C723	0.1UF/16V	2	PCIEG_RXN8
PCIEB_TXN7	1	2	C724	0.1UF/16V
PCIEB_TXN6	C725	0.1UF/16V	2	PCIEG_RXN6
PCIEB_TXN5	1	2	C726	0.1UF/16V
PCIEB_TXN4	C727	0.1UF/16V	2	PCIEG_RXN4
PCIEB_TXN3	1	2	C728	0.1UF/16V
PCIEB_TXN2	C729	0.1UF/16V	2	PCIEG_RXN2
PCIEB_TXN1	1	2	C730	0.1UF/16V
PCIEB_TXN0	C731	0.1UF/16V	2	PCIEG_RXN0
			C732	0.1UF/16V


ASUS Title : NB_945PM(GRAPHIC)
 ASUSTek COMPUTER INC. NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date	Monday, May 29, 2006	Sheet	7 of 65




ASUS Title: NB-945PM(DDR2)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	8 of 65




<http://laptop-motherboard-schematic.blogspot.com/>

ASUS		Title : NB-945PM(PWR)	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006		Sheet	9 of 65




ASUS Title: NB-945PM(PWR2)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	10	of 65







VSS




VSS


ASUS Title : NB-945PM(GND)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	11 of 65




ACZ_SDIN0	CODEC
ACZ_SDIN1	MODEM















ASUS Title : SB-ICH7M(2)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen


Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	13	of 65







GPIO27,28 Default Output mode



ASUS		Title : SB-ICH7M(3)	
ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen			
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	14	of 65








ASUS		Title : SB-ICH7M(PWR)	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006		15	Rev 1.2
		Sheet	of 65




SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1

SMBus Slave Address:A4H






ASUS		Title : DDR2 TERMINATION	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	18	of 65








<http://laptop-motherboard-schematic.blogspot.com/>

ASUS	Title : G72M_PCIE
ASUSTek COMPUTER INC NPI	Engineer: Arthur & Bruce Chen
Project Name	T12J
Part Name	<OrgAddr2>
Date: Monday, May 29, 2006	Rev 1.2
Sheet 19 of 65	




ASUS		Title : G72M_FB	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006		Sheet 20 of 65	



ASUS Title : G72M_GND/LVDS/TMDS
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen


Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	21 of 65



ASUS		Title G72M_GPIO/CRT/TV/DVI	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddIt2>	
Date: Monday, May 29, 2006		Sheet 22 of 65	


Partition A Low 32 bits

03G151236210 DDR2 16M*16-2.5 1.8V FBGA-84 HYNIX/HY5PS561621A1FP-2





Partition A High 32 bits

VRAM 64MB delete U2303,U2304





ASUS		Title : G72M_MEM A
ASUSTeK COMPUTER INC. INPI		Engineer: Arthur & Bruce Chen
Size	Project Name	T12.J
Custom	PN	<OrgAch2>
Date	Monday, May 29, 2006	Rev 0.1
Sheet 23 of 68		

<http://laptop-motherboard-schematic.blogspot.com/>




LCD LVDS Interface

BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.



USB PORT 6 for USB CAMERA



Co-layout L1808 with RN1801

Digital Camera 150mA



Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.

BIOS INV_DA: KBC output D/A signal (adjust voltage level) to adjust Back light.



A6J uses D1 R:1.0 Inverter Board

ASUS		Title LVDS & INVERTER CONN	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	PIN	<OrgAdd2>	1.2
Date: Monday, May 29, 2006			Sheet 24 of 65


CRT OUT





R2.0 Modify



PLACE ESD Diodes near TV port





ASUS		Title : TV.CRT.DVI CONN	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	DAN	<OrcaAdidz>	1.2
Date: Monday, May 28, 2006	Sheet	25	of 85




MIOAD0 is used to set the PCI Express PLL termination enable.

SUB_VENDOR 0: System BIOS 1: External BIOS
These straps configure the GPU PCI Express interface.



- PANEL_ID[3:0] 1XXX: Customer Defined
- TVMODE[1:0] 00: SECAM
01: NTSC
10: PAL
11: VGA
- 3GIO_PADCFG[2:0] 001: For G7x
- RAMCFG[2:0] 0001: 16M x 16 DDR2 64-bit Samsung
0010: 16M x 16 DDR2 64-bit Infineon
0011: 16M x 16 DDR2 64-bit Hynix
0101: 32M x 16 DDR2 64-bit Samsung
0110: 32M x 16 DDR2 64-bit Infineon
0111: 32M x 16 DDR2 64-bit Hynix
- RAMCFG3 0: Full width of the frame buffer
1: Half width of the frame buffer
- CRYSTAL[1:0] 10: 27.0MHz
- PCI_DEVID[3:0] 0111: G72M-V
1000: G72M
- ROM_TYPE[1:0] 00: Parallel
01: Serial
10: Reserved
11: LPC




ASUS Title: G72M_STRAP/XTAL

ASUSTek COMPUTER INC. NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2


Date: Monday, May 29, 2006 Sheet 26 of 65



ASUS		Title : FINGER PRINT	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	2.0
Date:	Monday, May 29, 2006	Sheet	27 of 65

Thermal Sensor


Monitors processor core voltage (0 - 3V)



Route H_THERMDA and H_THERMDC on the same layer


- OTHER SIGNALS
- ===== GND
- ===== H_THERMDA (10 mils)
- ===== H_THERMDC (10 mils)
- ===== GND
- OTHER SIGNALS

Avoid FSB, Power




THERMAL PROTECTION
PLACE UNDER CPU
(105 DEGREE C)

DC FAN Control






ASUS		Title : THER SENSOR & FAN	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	2.0
Date	Monday, May 29, 2006	Sheet	28 of 65




Request	Control net
PCIE_REQ1#	PCIE0(#), PCIE6(#)
PCIE_REQ2#	PCIE1(#), PCIE8(#)
PCIE_REQ3#	PCIE2(#), PCIE4(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)

CLK_MCH_BCLK	R2904	2	49.90hm	1%
CLK_MCH_BCLK#	R2905	2	49.90hm	1%
CLK_CPU_BCLK	R2906	2	49.90hm	1%
CLK_CPU_BCLK#	R2907	2	49.90hm	1%
CLK_PCIE_NEWCARD	R2908	2	49.90hm	1%
CLK_PCIE_NEWCARD#	R2909	2	49.90hm	1%
CLK_PCIE_MINICARD	R2912	2	49.90hm	1%
CLK_PCIE_MINICARD#	R2914	2	49.90hm	1%
CLK_MCH_3GPLL	R2916	2	49.90hm	1%
CLK_MCH_3GPLL#	R2918	2	49.90hm	1%
CLK_PCIE_ICH	R2920	2	49.90hm	1%
CLK_PCIE_ICH#	R2923	2	49.90hm	1%
CLK_SATA_ICH	R2926	2	49.90hm	1%
CLK_SATA_ICH#	R2928	2	49.90hm	1%
CLK_PCIE_NV	R2932	2	49.90hm	1%
CLK_PCIE_NV#	R2934	2	49.90hm	1%





Latched Input Select








BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

ASUS Title : CLOCK GEN-ICS954310
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev 2.0
 Custom P/N <OrgAddr2>
 Date: Monday, May 29, 2006 Sheet 29 of 65







ASUS		Title : DISCHARGE & EMI CAP	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	30	of 65





ASUS		Title : LAN-RTL8100CL	
ASUSTek COMPUTER INC NPI			
Engineer: Arthur & Bruce Chen			
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006	Sheet	31	of 65

RJ11&RJ45 Port




Change
12G142111120 R1.1


MDC CONNECTOR







ASUS		Title : MDC & RJ45+11	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	32 of 65






FOR DEBUG CARD USED



ASUS		Title : MINICARD	
ASUSTeK COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	2.0
Date: Monday, May 29, 2006	Sheet	33	of 65




PCI / OTHER




	Interrupt	INT Select
1394	INTB#	Bit1
Cardreader	INTC#	Bit25

ASUS Title : R5C832(1)-PCI
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev 1.2
 Custom P/N <OrgAddr2>
 Date: Monday, May 29, 2006 Sheet 34 of 65





ASUS Title : R5C832-1394(2)
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen

Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	35	of 65





Card Detect Table		
	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low


For Memory Stick Duo Adaptor shielding ground issue




Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU




ASUS Title : 4 in 1 CARD READER
 ASUS@k COMPUTER INC NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev 1.2
 Custom P/N <OrgAddr2>
 Date: Monday, May 29, 2006 Sheet 36 of 65



SUSB_ON change to
SUSB# ---R1.1





!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V




NewCard Header

NewCard Ejecter




ASUS		Title : NEWCARD	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	37	of 65




Headphone & Middle/High Range Frequency Amplifier (Tweeter)


FL = TBD
FH = TBD



R3917 change from
10G212106004030 to
10G212105004010




INTERNAL SPEAKER CONNECTOR




0603 package

Change chanel---R1.2




CE3901, CE3902
(11G041233758) change
footprint from
cesmd_209x209_h217 to
hh_cesmd_260x260_hin---R1.1





ASUS		Title : AUDIO AMP & SPDIF	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet 39 of 65		



ASUS		Title : EC-IT8511TE	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006	Sheet	40	of 65

**For Keyboard
Metrix Define same Z94**






ASUS		Title : USB CONN	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	42	of 65

ISA ROM

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM

- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS




R4306, R4308 10Kohm change to 100Kohm---R1.2




ASUS		Title :ISA ROM	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date: Monday, May 29, 2006	Sheet	43	of 65




Main Board SW & LED



Small Board and CIR Conn.




ASUS Title : SW/LED/Small Card
 ASUSTek COMPUTER INC NPI Engineer: Arthur & Bruce Chen
 Size Project Name T12J Rev 1.2
 Custom P/N <OrgAddr2>
 Date: Monday, May 29, 2006 Sheet 44 of 65



ASUS		Title :DC & BAT IN	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	0.1
Date: Monday, May 29, 2006	Sheet	45	of 65


Sub-woofer (Optional)

FL = 100Hz
FH = 1KHz



Sub-woofer Connector (Optional)

(Microphone) FL = 33.86 Hz
(Microphone) FH = 1.8K Hz




Internal MIC Pre-Amplifier

MICROPHONE IN

CON4601 (12G14000106G) package change to 12G14030106E---R1.1


CON4601 (Pin3) net name GND_JACK change to Floating---R1.1

ASUS		Title : MIC & PreAMP	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	1.2
Date:	Monday, May 29, 2006	Sheet	46 of 65





SATA HDD

HD_CSEL : Pull-Down, HDD as Master




HDD_CSEL : Pull-Down HDD as Master





CON4702 HDD connector reverse---R1.1

PATA HDD

CD-ROM




Use SATA HDD BOM the ODD select R4707 (Secondary Master)




ASUS		Title : SATA-HDD & ODD	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	
Custom	P/N	<OrgAddr2>	
Date: Monday, May 29, 2006	Sheet 47 of 65	Rev 1.2	

A Hole / TOP Side




A Hole / Bottom Side




Drill Hole for Fix




A Hole Special / Bottom Side





E Hole for Main board fix



F Hole for CPU




銅柱 Hole for VGA 13GNJ510M170-1




ASUS		Title : SREW HOLE	
ASUSTek COMPUTER INC. NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	0.1
Date: Monday, May 29, 2006	Sheet	48	of 65


TPM




BLUETOOTH






WLAN/BT ON/OFF Control



ASUS		Title : BLUETOOTH&TPM	
ASUSTek COMPUTER INC NPI			
Size	Project Name	Engineer: Arthur & Bruce Chen	
Custom	P/N	T12J	
Date: Monday, May 29, 2006	Sheet 49 of 65	<OrgAddr2> 0.1	






		Title : POWER_VCORE	
		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006	Sheet	50	of 65




ASUS		Title : POWER_SYSTEM
<small><OrigName></small>		Engineer: Anny
<small>Size</small>	<small>Project Name</small>	<small>Rev</small>
Custom	T12J	2.0
<small>Date:</small> Monday, May 29, 2006	<small>Sheet</small> 51	<small>of</small> 65

<http://laptop-motherboard-schematic.blogspot.com/>





ASUS		Title :POWER_J0_1.5VS & 1.05VS	
<OrgName>		Engineer: Anny	
Size	Project Name		Rev
Custom	T12J		2.0
Date: Monday, May 29, 2006		Sheet	52 of 65




ASUS		Title : POWER_IO_DDR & VTT
<OrigName>	Engineer: Anny	
Size	Project Name	Rev
Custom	T12J	2.0
Date: Monday, May 29, 2006		Sheet 53 of 65

+3VAO





+2.5VS



		Title : POWER_I/O_+3VA & +2.5V	
<OrgName>		Engineer: Anny	
Size	Project Name		Rev
Custom	T12J		2.0
Date: Monday, May 29, 2006		Sheet	54 of 65


POWER PATH & BAT_LEARN

- AC_IN Threshold $2.048V_{max} A/D_DOCK_IN > 17.44V_{active}$
 Adapter In(max) = $[0.075V/Rsense(ADIN)] * VCLS4VREF$
 $Rsense(ADIN) = 0.015\ \Omega$
 $VCLS = 3.791V$
 $\Rightarrow In(max) = 4.5A$
 $\Rightarrow Constant Power = 19 * 4.5 = 85.5W$
 $\Rightarrow R5708 = 20K R5714 = 178K$
- Charge Current $Ichg = [0.075V/Rsense(CHG)] * VICTL3.6V$
 $Rsense(CHG) = 0.025\ \Omega$
 $VICTL = 3.012V \Rightarrow Ichg = 2.51A$
 $VICTL = 1.887V \Rightarrow Ichg = 1.4A$
- $V_{bat} = Cell * [Vref + (VICTL - 1.8V) / 9.52]$
 $VICTL = 1.584V$
 $\Rightarrow V_{bat} = 4.2V @ 2.01887V$
- Mode pin: $V_{mode} > 2.8V$ (tie to LDO pin) \Rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \Rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \Rightarrow Learning mode
- $VICTL < 0.8V$ or $DCIN < 7V \Rightarrow$ Charger Disable
- Precharge current = 150mA
 $VICTL_pre_2p = 0.188V \Rightarrow Ichg = 167mA$
 $VICTL_pre_1p = 0.1779V \Rightarrow Ichg = 160mA$




<http://laptop-motherboard-schematic.blogspot.com/>


BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



		Title : POWER_DETECT	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006	Sheet	57	of 65

POWER GOOD DETECTER





TPC28T	PT6003	VRM_PWRGD
TPC28T	PT6004	DDR_PWRGD
TPC28T	PT6005	3V_5V_PWRGD
TPC28T	PT6006	1.05V_1.5V_PWRGD
TPC28T	PT6008	PWR_OK_VGA


R12_0424

ASUS		Title : POWER_PROTECT	
<OrgName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12J	2.0	
Date: Monday, May 29, 2006	Sheet 58 of 65		


SUSC#_PWR POWER



SUSB#_PWR POWER




ASUS		Title : POWER_LOAD SWITCH	
<OrgName>		Engineer: Anny	
Size	Project Name		Rev
Custom	T12J		2.0
Date: Monday, May 29, 2006		Sheet	59 of 65



		Title : POWER_FLOWCHART
Engineer: Anny		
Size: Custom	Project Name: T12J	Rev: 2.0
Date: Monday, May 29, 2006	Sheet: 60	of 65





FOR POWER TEST



Rev	Date	Description
1.0	10/04/05	1. Initial release.
1.1	12/26/05	


Rev	Date	Description

		Title : History	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	0.1
Date: Monday, May 29, 2006		Sheet	62 of 65



POWER OFF TIMING

ASUS		Title :Power OFF	
ASUSTek COMPUTER INC NPI		Engineer: Arthur & Bruce Chen	
Size	Project Name	T12J	Rev
Custom	P/N	<OrgAddr2>	0.1
Date: Monday, May 29, 2006	Sheet	63	of 65



POWER ON TIMING

R1.0

Item	Before	After	Reason	Owner	Date

R1.1

Item	Before	After	Reason	Owner	Date
R11_0317_6001	Pull hi to +5VA	Pull hi to +3VA	To meet EC power request		2006.03.17
R11_0317_5401	IC:CM8562GISTR	IC:SI9183DT	Cost down		2006.03.17
R11_0317_6101	SUSB_ON	SUSB#	For EE request		2006.03.17
R11_0317_6102	SUSC_ON	SUSC#	For EE request		2006.03.17
R11_0317_5701	PD5705: 1S8355(07G001007100)	PD5705: RB751V_40(07G004020710)	Down Vf		2006.03.17
R11_0322_5702	Error function	Del Error function and add PD5707			2006.03.22
R11_0328_5001	mount: PQ5002, PQ5004, PQ5006, PQ5007 PR5030 16K	unmount: PQ5002, PQ5004, PQ5006, PQ5007 PR5030 change to 9.31K to tune OCP to 47A	Cost down		2006.03.28
R11_0404_5101	2.7K	1.2K	避免磁場干擾		2006.03.28
R12_0413_57	AD error and pwr limit function	DEL AD error and pwr limit function	Cost down		2006.04.24
R12_0413_60	batteru OVP protect function	DEL batteru OVP protect function	Cost down		2006.04.24
R12_0427		Add PD5502 and PD5503	Add PD5502 and PD5503 to avoid on1 voltage drop slow when disable.		

R2.0

Item	Before	After	Reason	Owner	Date
R20_0515_5100		add PR5124	Pull ground to avoid vsus_on is float.		2006.05.15

		Title : POWER_PIC	
<OrgName>		Engineer:	
Size Custom	Project Name NAPA	Date: Monday, May 29, 2006	Rev 2.0
Date: Monday, May 29, 2006		Sheet	65 of 65