







Z94Rp

Rev.1.1


Yonah/RC410ME/IXP450 BLOCK DIAGRAM



| PAGE | TITLE |
|------|---------------------------------|
| 01 | Block Diagram |
| 02 | Yonah CPU(1) |
| 03 | Yonah CPU(2) |
| 04 | THERMAL SENSOR/FAN |
| 05 | RC410ME AGTL+ I/F (1) |
| 06 | RC410ME A-LINK (2) |
| 07 | RC410ME DDR2 I/F (3) |
| 08 | RC410ME VIDEO I/F (4) |
| 09 | RC410ME POWER (5) |
| 10 | SB450 ALINK/PCI/CPU/LPC (1) |
| 11 | SB450 IDE (2) |
| 12 | SB450 AC97/USB (3) |
| 13 | SB450 POWER (4) |
| 14 | SB450 STRAPs (5) |
| 15 | DDR2 DIMMs |
| 16 | DDR2 TEMINATION |
| 17 | CLOCK GEN.-ICS951417 |
| 18 | LVDS |
| 19 | CRT |
| 20 | ALC660/MIC |
| 21 | AMP/Speaker |
| 22 | EC IT8510E |
| 23 | ISA ROM |
| 24 | SIO/PortBAR |
| 25 | LAN_8100CL |
| 26 | RJ11+45 & MDC |
| 27 | CARDBUS R5C841 |
| 28 | PCMCIA&Debug Port |
| 29 | SD/MS |
| 30 | HDD/CD-ROM |
| 31 | USB/LED/TP |
| 32 | INV/WLAN |
| 33 | Hole |
| 34 | System poweron sequency |
| 35 | System Resource |
| 61 | Power-SEQUENCE |
| 62 | Power-VCORE |
| 63 | Power-3VSUS/5VSUS |
| 64 | Power-1.8VSUS/1.2VS |
| 65 | Power-VCCP/1.5VS/0.9VS |
| 66 | Power-BAT |
| 67 | Power-CHARGE |
| 68 | Power-POWER LIMIT/AC-BAT DETECT |
| 69 | Power-LOAD SWITCH |
| 70 | Power Block Diagram |
| ** | |
| ** | |



| BCLK | FSB | BSEL2 | BSEL1 | BSEL0 |
|------|-----|-------|-------|-------|
| 133 | 533 | L | L | H |
| 166 | 667 | L | H | H |



**CPU +VCCORE
Mid-Frequency
Capacitors**

**+VCCA
Decoupling
Capacitors**

- +VCCORE Low-Freq Capacitor**
- Intel: 330UF *6
- ATI: 330UF *6
- R1F: 330UF *4
- A7J: 330UF *5
- +VCCORE Mid-Frequency Capacitor**
- Intel: 22UF *32
- ATI: 10UF *26
- R1F: 22UF *16
- A7J: 22UF*29 use 19
- A6RF: 22UF*21 use 21
- +VCCP Decoupling Capacitor**
- Intel: 270UF *1, 0.1UF *6
- R1F: 220UF *1, 0.1UF *4
- A7J: 220UF *1, 0.1UF *6
- A6RF: 220UF *1, 0.1UF *6


Layout note : route VCCSENSE and VSSSENSE trace at 27.4 OHM with 25mil spacing mismatch and 18 mils trace on 7 mils spacing , please place the pull-up/down resistors within 1 inch of cpu

Fan Speed Control

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.




Route H_THERMDA and H_THERMDC on the same layer


- OTHER SIGNALS
- 12 mils
- =====GND
- 10 mils
- =====H_THERMDA(10 mils)
- 10 mils
- =====H_THERMDC(10 mils)
- 10 mils
- =====GND
- 12 mils
- OTHER SIGNALS

Avoid BPSB,Power

Rev 1.1 Fan has no internal pull up




NB Detect



CPU Detect

| | | | |
|--------------------------------|--------------|-----------------------------------|--|
| ASUS | | Title : THERMAL SERSOR,FAN | |
| <OrgName> | | Engineer: <i>Spring Li</i> | |
| Size | Project Name | Rev | |
| Custom | Z94Rp | 1.1 | |
| Date: Thursday, April 06, 2006 | | Sheet 4 of 45 | |






U501B


PART 2 OF 6


| | | | |
|-------|-----------|-----------|-----|
| X J5 | GFX_RX0P | GFX_TX0P | N1 |
| X J4 | GFX_RX0N | GFX_TX0N | N2 |
| X K4 | GFX_RX1P | GFX_TX1P | R2 |
| X L4 | GFX_RX1N | GFX_TX1N | R1 |
| X L5 | GFX_RX2N | GFX_TX2N | T1 |
| X M4 | GFX_RX3P | GFX_TX3P | L2 |
| X N4 | GFX_RX3N | GFX_TX3N | V2 |
| X P4 | GFX_RX4P | GFX_TX4P | V1 |
| X P6 | GFX_RX5P | GFX_TX5P | W1 |
| X P5 | GFX_RX5N | GFX_TX5N | W2 |
| X R4 | GFX_RX6P | GFX_TX6P | Y2 |
| X T4 | GFX_RX6N | GFX_TX6N | AA2 |
| X T3 | GFX_RX7P | GFX_TX7P | AA1 |
| X U6 | GFX_RX7N | GFX_TX7N | AB1 |
| X U5 | GFX_RX8P | GFX_TX8P | AB2 |
| X U4 | GFX_RX8N | GFX_TX8N | AC2 |
| X V4 | GFX_RX9P | GFX_TX9P | AD2 |
| X W4 | GFX_RX9N | GFX_TX9N | AD1 |
| X W3 | GFX_RX10P | GFX_TX10P | AE1 |
| X Y6 | GFX_RX10N | GFX_TX10N | AE2 |
| X Y5 | GFX_RX11P | GFX_TX11P | AG2 |
| X AA5 | GFX_RX11N | GFX_TX11N | AG1 |
| X AA4 | GFX_RX12P | GFX_TX12P | AG1 |
| X AB4 | GFX_RX12N | GFX_TX12N | AH1 |
| X AB3 | GFX_RX13P | GFX_TX13P | AH2 |
| X AC6 | GFX_RX13N | GFX_TX13N | AJ2 |
| X AC5 | GFX_RX14P | GFX_TX14P | AJ3 |
| X AD5 | GFX_RX14N | GFX_TX14N | AJ4 |
| X AD4 | GFX_RX15P | GFX_TX15P | AK4 |
| | GFX_RX15N | GFX_TX15N | AK5 |

| | | | |
|-------|------------------|------------------|-----|
| X AF8 | GPP_RX0P/SB_RX2P | GPP_TX0P/SB_TX2P | AJ8 |
| X AG8 | GPP_RX0N/SB_RX2N | GPP_TX0N/SB_TX2N | AJ9 |
| X AG6 | GPP_RX1P/SB_RX3P | GPP_TX1P/SB_TX3P | AE6 |
| X AG7 | GPP_RX1N/SB_RX3N | GPP_TX1N/SB_TX3N | AE6 |
| X AK7 | GPP_RX2P | GPP_TX2P | AJ6 |
| X AJ7 | GPP_RX2N | GPP_TX2N | AK6 |
| X AG4 | GPP_RX3P | GPP_TX3P | AE4 |
| X AH4 | GPP_RX3N | GPP_TX3N | AE4 |




| | | | |
|------|----------|------|-----------|
| AG9 | SB_RX0P | AJ10 | ATX0P |
| AG10 | SB_RX0N | AJ11 | ATX0N |
| AE9 | SB_RX1P | AK9 | ATX1P |
| AF10 | SB_RX1N | AK10 | ATX1N |
| K2 | SB_CLKP | AK13 | PCE_TXSET |
| L2 | SB_CLKN | AJ12 | PCE_ISET |
| M2 | GFX_CLKP | AH12 | PCE_PCAL |
| M1 | GFX_CLKN | AG12 | PCE_NCAL |
| H2 | BMREQ# | | |










Rev 1.1 RC410ME has no internal pull down













Rev 1.1 Increase DDR2 Voltage for DDR2 667 *2

(64) DDR1_9V





- (10) AUTO_ON#
- (12) AC97_SDOOUT
- (10) RTC_CLK
- (12) SPDIF_OUT
- (10,25) CLK_LANPCI
- (10,24) CLK_SIOPCI
- (10,22) CLK_KBCPCI
- (10) CLK_FWHPCI
- (10) CLK_DBPCI
- (10) PCI_CLK7
- (10) PCI_CLK8

REQUIRED STRAPS

| | AUTO_ON# | AC_SDOOUT | RTC_CLK | SPDIF_OUT | CLK_LANPCI | CLK_SIOPCI | CLK_KBCPCI | CLK_FWHPCI | CLK_DBPCI | PCI_CLK7 | PCI_CLK8 |
|------------------|---------------|---------------------|---|-----------|------------------|-------------------------|----------------|------------------|--------------|--|----------|
| PULL HIGH | MANUAL PWR ON | USE DEBUG STRAPS | INTERNAL RTC | SIO 24MHz | | USB PHY PWRDOWN DISABLE | USE USB PLL | | CPU I/F = K8 | ROM TYPE H,H = PCI ROM | |
| PULL LOW | AUTO PWR ON | IGNORE DEBUG STRAPS | EXTERNAL RTC (NOT SUPPORTED W/ IT8712.) | SIO 48MHz | SEE NOTE1 | USB PHY PWRDOWN ENABLE | BYPASS USB PLL | SEE NOTE2 | CPU I/F = P4 | H,L = LPC ROM I DEFAULT LPC Address Mapped below 1M L,H = LPC ROM II LPC Address Mapped to top 4G L,L = FWH ROM | |


NOTE

1. USB CLK STRAPPING CHANGE

| | | |
|---------------|-------------------------|-------------------------|
| | A21,A22,A23 | A31 AND NEWER |
| 10K PULL UP | OSC/CLOCK BUFFER | CRYSTAL PAD |
| 10K PULL DOWN | CRYSTAL PAD | OSC/CLOCK BUFFER |

2. 14MHz CLOCK TYPE STRAPPING

| | | |
|---------------|--------------------------------|---------------------------------|
| | A11~A31 | A32 AND ABOVE |
| | 14MHz CLOCK PAD IS CRYSTAL PAD | PCIE COMMON MODE SETTING |
| 10K PULL UP | CLOCK INPUT BUFFER | PCIE CM_SET LOW |
| 10K PULL DOWN | CRYSTAL PAD | PCIE CM_SET HIGH |




STRP_CPU_VOLTAGE: CPU VCC

**0: MOBILE CPU
1: DESKTOP CPU**

DEFAULT:0

STRP_CPU_VOLTAGE (8)




Layout Note: Place these Caps near SO DIMM 0


Layout Note: Place these Caps near SO DIMM 1

Layout Note: Place these Caps near SODIMM




Rev 1.1 Add a Cap for DDR Voltage




| | | | |
|--------------------------------|--------------|---------------------|----------|
| ASUS | | Title : DDR2 DIMM | |
| <OrigName> | | Engineer: Spring Li | |
| Size | Project Name | | |
| Custom | Z94Rp | | |
| | | Rev | 1.1 |
| Date: Thursday, April 06, 2006 | | Sheet | 15 of 45 |





Rev 1.1 swap for
DDR Termination





PLACE termination close to source IC



| BCLK | FSB | BSEL2 | BSEL1 | BSEL0 |
|------|-----|-------|-------|-------|
| 133 | 533 | L | L | H |
| 166 | 667 | L | H | H |



ASUS Title : CLOCK GENERATOR

Engineer: Spring Li

| | | |
|--------|--------------|-----|
| Size | Project Name | Rev |
| Custom | Z94Rp | 1.1 |



Date: Thursday, April 06, 2006 Sheet 17 of 45

LCD Power














Cable Requirement:
Impedence: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"


LCD LVDS Interface




PLACE ESD
Diodes near
VGA port








SPEAKER CONNENT








| | | | |
|--------|----|----|----|
| KID0 : | 0 | 1 | 0 |
| KID1 : | 1 | 1 | 0 |
| Mode : | UK | US | JP |


Rev 1.1 Update for BIOS

Rev 1.1 DJ Switch

Rev 1.1 For Power debug




| | | | |
|--------------------------------|--------------|----------------------------|-----|
| ASUS | | Title : EC ITE8510 | |
| | | Engineer: Spring Li | |
| Size | Project Name | | Rev |
| Custom | Z94Rp | | |
| Date: Thursday, April 06, 2006 | | Sheet 22 of 45 | |




PLCC32 Socket
PN:12G04300032F

SST-PLCC32 4Mbits Flash ROM
PN:05G001027221/05-001004100











Super I/O




Pin 33
pull down -> I/O Address 0x002E
Hex
pull up -> I/O Address 0x004F
Hex

Keep From Leakage Current













L_TDP, L_TDN termination resistors should be near chip





L_RDP, L_RDN termination resistors should be near transformer-U32








RJ 45 & RJ 11
BOTTOM VIEW

LAN PORT



MDC





UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD

(29) SD_D3
(29) SD_D2
(29) SD_D1
(29) SD_D0


(29) SD/MS_CLK
(29) SD_CMD/MS_BS
(29) SD_WP#
(29) SD_CD#
(29) MS_CD#
(29) SD_CD#


RICOH R5C811 :
INT A#-> PC Card
INT B#-> Small Card

VCC_3V POWER :
PME#, SPKROUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1#, VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS I/F



VCCPCI POWER :
PCI BUS

VCC_SLOT POWER :
CARD_BUS,
CAUDIO, CSTSCHG







PCMCIA Debug Port



PCMCIA Socket






CCD1# CCD2#
L L 16bit
OTHER 32bit








Memory Card Detect

| MS_CD# | SD_CD# | Not Support |
|--------|--------|--------------|
| 0 | 0 | Not Support |
| 1 | 0 | Small Card |
| 1 | 1 | Memory Stick |



MC_CD# : Memory Card Detect











HDD

CD-ROM











ODD_CSEL : Pull-Up, CDROM as Slave,
Pull-Down, CDROM as Master






USB WIRESSLEE LAN






Rev 1.1 add for EMI


For EMI







Hole no GND --- A





PAD Hole (2hole) --- E




Oblong drill hole



PTH Hole



For EMI






| PCI Device | IDSEL# | REQ/GNT# | Interrupts |
|-------------|--------|----------|------------|
| 10/100 LAN | AD16 | 0 | E |
| CARD READER | AD17 | 1 | B |
| CARDBUS | AD17 | 1 | A |
| | | | |
| | | | |

| SM-Bus Device | SM-Bus Address |
|-----------------|-----------------|
| Clock Generator | 1101001x (D2) |
| SO-DIMM 0 | 1010000x (A0) |
| SO-DIMM 1 | 1010001x (A2) |
| Thermal Sensor | 0101110x (5C) |
| | |
| | |


SB400 GPIO TABLE

| GPIO | TYPE | POWER DOMAIN | FUNCTION |
|------------|------|--------------|--------------|
| GPIO 0 | I/OD | S0 | |
| GPIO 1 | I/O | S0 | |
| GPIO 2 | I/O | S0 | SB_SPKR |
| GPIO 3 | I/O | S0 | |
| GPIO 4 | I/O | S0 | PCB_ID0 |
| GPIO 5 | I/O | S0 | PCB_ID1 |
| GPIO 6 | I/OD | S0 | PCB_ID2 |
| GPIO 7 | I/O | S0 | VRM_PWRGD |
| GPIO 8 | I/O | S0 | CB_SD# |
| GPIO 9 | I/O | S0 | BACK_OFF# |
| GPIO 10 | I/O | S5 | SB_PM_THERM# |
| GPIO 11 | I/O | S0 | |
| GPIO 12 | I/O | S0 | |
| GPIO 13 | I/O | S0 | |
| GPIO 14 | I/O | S0 | PCI_GNT#5 |
| GPIO 31 | I/O | S0 | |
| GPIO 32 | I/O | S0 | PCI_GNT#6 |
| GPIO 33 | I/O | S0 | PCI_INTE# |
| GPIO 34 | I/O | S0 | PCI_INTF# |
| GPIO 35 | I/O | S0 | PCI_INTG# |
| GPIO 36 | I/O | S0 | PCI_INTH# |
| GPM 0 | I | S5 | |
| GPM 1 | I | S5 | |
| GPM 2 | I/O | S5 | |
| GPM 3 | I | S5 | |
| GPM 4 | I | S5 | |
| GPM 5 | I | S5 | |
| GPM 6 | I/OD | S5 | PWRLED_1HZ |
| GPM 7 | I | S5 | SYS_RESET# |
| GEVENT 0 | I | S5 | |
| GEVENT 1 | I | S0 | |
| GEVENT 2 | I | S5 | THRMTRIP# |
| GEVENT 3 | I | S5 | LPC_PME# |
| GEVENT 4 | I | S5 | PCI_PME# |
| GEVENT 5 | I | S5 | H_PROCHOT# |
| GEVENT 6 | I | S5 | |
| GEVENT 7 | I | S5 | |
| GEVENT 8 | | | KB_SCI |
| EXTEVENT#0 | | | EXT_SMI# |
| EXTEVENT#1 | | | SIO_SMI# |

| KBC GPIO | W1V | Note |
|-------------|---------------|------------------------|
| P23(Pin 35) | CHG_FULL_OC | |
| P22(Pin 36) | BAT_LEARN | |
| P21(Pin 37) | LID_EC# | |
| P20(Pin 38) | KBCRSM | |
| P42(Pin 23) | | |
| P43(Pin 22) | OP_SD# | |
| P44(Pin 21) | KB_CPURST | |
| P45(Pin 20) | KB_GATEA20 | |
| P46(Pin 19) | KBCSCI# | |
| P47(Pin 18) | PM_CLKRUN# | |
| P50(Pin 17) | BAT_LLOW#_OC | |
| P51(Pin 16) | KIDO | |
| P52(Pin 15) | KID1 | |
| P53(Pin 14) | | |
| P54(Pin 13) | BAT_SEL# | |
| P55(Pin 12) | BAT1_IN#_OC | |
| P56(Pin 11) | | |
| P57(Pin 10) | INV_DA | |
| P67(Pin 74) | | |
| P66(Pin 75) | | |
| P65(Pin 76) | GAIN_AMP_K# | 0->-6 V/V 1->NORMAL |
| P64(Pin 77) | ACIN_OC | |
| P63(Pin 78) | DISTP# | |
| P62(Pin 79) | MARATHON# | |
| P61(Pin 80) | INTERNET# | |
| P60(Pin 1) | EMAIL# | |
| P75(Pin 4) | KB_CLK | |
| P74(Pin 5) | MS_CLK | |
| P73(Pin 6) | TPAD_CLK | |
| P72(Pin 7) | KB_DAT | |
| P71(Pin 8) | MS_DAT | |
| P70(Pin 9) | TPAD_DAT | |
| P77(Pin 2) | SMC_BAT | |
| P76(Pin 3) | SMD_BAT | |
| P27(Pin 31) | | |
| P26(Pin 32) | NUM_LED# | |
| P25(Pin 33) | CAP_LED# | |
| P24(Pin 34) | SET_PLTRSTNS# | |
| P40(Pin 27) | EXT_SMI | |
| P41(Pin 26) | EMAIL_LED# | |




Delay >33mS
⑩








⑧




RESET SW.





Close to Phase 1 Inductor

| | | | |
|--------------------------------|--------------|----------------------------|----------|
| ASUS | | Title : POWER_VCORE | |
| <OrgName> | | Engineer: Spring Li | |
| Size | Project Name | Rev | |
| Custom | Z94Rp | 1.1 | |
| Date: Thursday, April 06, 2006 | | Sheet | 62 of 45 |









ASUS Title : 1.05VA & +0.9VS
 <OrgName> Engineer: Spring Li

| | | |
|--------------------------------|--------------|----------|
| Size | Project Name | Rev |
| B | Z94Rp | 1.1 |
| Date: Thursday, April 06, 2006 | Sheet | 65 of 45 |






AC_IN Threshold 2.048Vmax A/D_DOCK_IN
 > 17.8V active
 Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
 Rsense(ADin)=0.02 ohm
 VCLS= 3.683(3.27A)
 => R6706=10K,R6700=68.1K

Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
 Rsense(CHG)=0.025 ohm
 VICTL= 3.012V => Ichg = 2.5A
 VICTL= 1.687V => Ichg = 1.4A


Vbatt = Cell * [Vref + (VCTL - 1.8V) / 9.52]
 VCTL = 1.594V
 => Vbatt = 4.2V

Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells
 2.0 > Vmode > 1.8V (floating) ----> 3 Cells
 0.8 > Vmode (try to GND) ----> Learning mode
 VICTL < 0.8V or DCIN < 7V --> Charger Disable






Precharge current=150mA






Power Limit Circuit



BATTERY IN DETECT





PQ6905, PQ6906 P/N: 07G005161020

