


- 01_BLOCK DIAGRAM
- 02_SCH GPIO Setting
- 03_EC Pin Define
- 04_Power Sequrnse DC
- 05_Power Sequence AC
- 06_Power Sequence Description
- 07_Clock Gen_ICS9LPR427
- 08_CPU-SILVERTHORNE (1)
- 09_CPU-SILVERTHORNE (2)
- 10_CPU-SILVERTHORNE (3)
- 11_SCH Poulsbo_HOST (1)
- 12_SCH Poulsbo_DDR2 (2)
- 13_SCH Poulsbo_LVDS/SDVO (3)
- 14_SCH Poulsbo_PM/USB/IDE/AZ (4)
- 15_SCH Poulsbo_STRAP(5)
- 16_SCH Poulsbo_POWER (6)
- 17_SCH Poulsbo_GND (7)
- 18_DDR2_SODIMM
- 19_DDR2_Termination
- 20_CH7317_SDVO_CRT
- 21_Onboard VGA
- 22_LCD Conn_LID
- 23_PCIEx 3.5G & Ext. Antenna
- 24_Mini WIFI / BT
- 25_Bluetooth_BT253
- 26_FM_RADIO_Si4721
- 27_Onboard GPS
- 28_LAN_Atheros AR8113/AR8132
- 29_RJ45
- 30_Flash Conn
- 31_PATA_TO_SATA
- 32_USB Port
- 33_Card Reader_AU6336C52
- 34_Camera Conn
- 35_Codec_ALC269
- 36_Audio Amp Jack
- 37_EC_ENE KB3310
- 38_EC_UART Contoller
- 39_SPI_ROM_Debug Conn
- 40_Reset Map
- 41_KB_Touch Pad
- 42_Thermal Sensor
- 43_Small_Board_Conn
- 44_G-Sensor
- 45_Discharge
- 46_PWR Jack
- 47_SCREW HOLE
- 48_EMI
- 49_Power Flow
- 50_Vcore
- 51_Power System
- 52_Power +1.8V & VTDDR
- 53_Power_VCCP
- 54_Power +1.5VS & +2.5VS
- 55_Power_Charger
- 56_Power_Load Switch
- 57_Power Latch



T91

1.2G

0106 1025

SCH GPIO SETTING

Pin	Pin Name	Connect to	Type	Power Well	S3	S4/ S5	Input/Output Set
U41	GPIO_SUS0	PM_LEVELDOWN#	I/O CMOS3.3	Sus	VIX-unknown	OFF	Output
N43	GPIO_SUS1	CPU_LEVELDOWN	I/O CMOS3.3	Sus	VIX-unknown	OFF	Input
N45	GPIO_SUS2	PM_PWRBTN#	I/O CMOS3.3	Sus	VIX-unknown	OFF	Input
R41	GPIO_SUS3/ USBCC	Test Point	I/O CMOS3.3	Sus	VIX-unknown	OFF	Input
G29	GPIO0	Strap CMC/ BT_Disable	I/O CMOS3.3	Core	OFF	OFF	Input
K30	GPIO1	PCB ID	I/O CMOS3.3	Core	OFF	OFF	Input
F34	GPIO2	GPS_EN	I/O CMOS3.3	Core	OFF	OFF	Output
G33	GPIO3	Strap CMC	I/O CMOS3.3	Core	OFF	OFF	Input
K36	GPIO4	3GLAN_OFF	I/O CMOS3.3	Core	OFF	OFF	Output
H36	GPIO5	MINICARD_EN#	I/O CMOS3.3	Core	OFF	OFF	Output
F36	GPIO6	DDR_MEM_CONFIG	I/O CMOS3.3	Core	OFF	OFF	Input
J31	GPIO7/ SLPIOVR#	SLPIOVR#	I/O CMOS3.3	Core	OFF	OFF	Output
H34	GPIO8/ PROCHOT#	CAMERA_EN	I/O CMOS3.3/ OD	Core	OFF	OFF	Output
K28	GPIO9/ EXTTS1#	WLAN_LED	I/O CMOS3.3	Core	OFF	OFF	Output

0106 1025

		Title : SCH GPIO Setting	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name	Rev	
A3	T91	1.2G	
Date: Tuesday, January 06, 2009		Sheet	2 of 57

EC KB3310 GPIO SETTING

Pin	Pin Name	Signal Name	Type	Note
1	GPIO0/GA20	A20GATE	O	
2	GPIO01/KBRST#	RC_IN#	O	
6	GPIO4	HOTKEY_SW0#	I	Internal pull high
13	GPIO05/PCIRST#	BUF_RST#	I	
14	GPIO07	HOTKEY_SW1#	I	Battery over temperature
15	GPIO08	EXT_SMI#	OD	10K pull high to +3VSB
16	GPIO0A	LID_EC#	I	Internal pull high
17	GPIO0B/ESB_CLK	NC	O	Reserved for GPIO extender
18	GPIO0C/ESB_DAT	NC	O	Reserved for GPIO extender
19	GPIO0D	LID_EC_R#	I	Internal pull high
20	GPIO0E/SC#	KBC_SC#	O	10K pull high to +3VSB
21	GPIO0F/PWM0	BL_PWM_DA	O	
23	GPIO10/PWM1	BATSEL#	I	Battery critical capacity
25	GPIO11/PWM2	PM_PWRBTN#	OD	Internal pull high in ICH
26	GPIO12/FANPWM1	FAN0_PWM	O	CPU Fan
27	GPIO13/FANPWM2	FAN1_PWM	O	VGA Fan
28	GPIO14/FANFB1	FAN0_TACH	I	CPU FanTach
29	GPIO15/FANFB2	FAN1_TACH	I	VGA FanTach
30	GPIO16/E51_TX	E51_TX	O	RS232 debug port
31	GPIO17/E51_RX	E51_RX	I	RS232 debug port
32	GPIO18	PWR_SW#	I	Internal pull high
34	GPIO19/PWM3	PS-ON	O	latch power
36	GPIO1A/NUMLED	NUM_LED#	O	
38	GPIO1D/CLKRUN#	LPC_CLKRUN#	O	
39	GPIO20/KSO0/TP_TEST	KSO0	O	
40	GPIO21/KSO1/TP_PLL	KSO1	O	
41	GPIO22/KSO2	KSO2	O	
42	GPIO23/KSO3	KSO3	O	
43	GPIO24/KSO4	KSO4	O	
44	GPIO25/KSO5	KSO5	O	
45	GPIO26/KSO6	KSO6	O	
46	GPIO27/KSO7	KSO7	O	
47	GPIO28/KSO8	KSO8	O	
48	GPIO29/KSO9	KSO9	O	
49	GPIO2A/KSO10	KSO10	O	
50	GPIO2B/KSO11	KSO11	O	
51	GPIO2C/KSO12	KSO12	O	
52	GPIO2D/KSO13	KSO13	O	
53	GPIO2E/KSO14	KSO14	O	
54	GPIO2F/KSO15	KSO15	O	
55	GPIO30/KSI0	KSI0	I	Internal pull high
56	GPIO31/KSI1	KSI1	I	Internal pull high
57	GPIO32/KSI2	KSI2	I	Internal pull high
58	GPIO33/KSI3	KSI3	I	Internal pull high
59	GPIO34/KSI4	KSI4	I	Internal pull high
60	GPIO35/KSI5	KSI5	I	Internal pull high
61	GPIO36/KSI6	KSI6	I	Internal pull high
62	GPIO37/KSI7	KSI7	I	Internal pull high
63	GPI38/AD0	BAT_A	I	
64	GPI39/AD1	BAT_B	I	
65	GPIO3A/AD2	BAT_C	I	
66	GPIO3B/AD3	BAT_D	I	
68	GPO3C/DA0	CHG_EN#	O	battery charger enabled


EC KB3310 Other Pin SETTING

Pin	Pin Name	Signal Name	Type	Note
70	GPO3D/DA1	LCD_BACKOFF#	O	
71	GPO3E/DA2	THRO_CPU_VOLT#	O	
72	GPO3F/DA3	BAT_LL#	O	Battery Low Low
73	GPIO40	AC_OK	I	AC Adaptor Plug in
74	GPIO41	PM_RSMRST#	O	10K pull down to GND
75	GPI42	BAT_IN	I	Batt1 (Small/Internal): 1-present, 0-absent
76	GPI43	BAT2_IN	I	Batt2 (Small/Internal): 1-present, 0-absent
77	GPIO44/SCL1	SMB0_CLK	I/O	4.7K pull high to +3VA_EC
78	GPIO45/SDA1	SMB0_DAT	I/O	4.7K pull high to +3VA_EC
79	GPIO46/SCL2	SMB1_CLK	I/O	10K pull high to +3V
80	GPIO47/SDA2	SMB1_DAT	I/O	10K pull high to +3V
81	GPIO48/KSO16	KB_ID0	I	for KB type detection
82	GPIO49/KSO17	KB_ID1	I	for KB type detection
83	GPIO4A/PSCLK1	N.C.	O	
84	GPIO4B/PSDAT1	N.C.	O	
85	GPIO4C/PSCLK2	N.C.	O	
86	GPIO4D/PSDAT2	GS2_INT2	O	
87	GPIO4E/PSCLK3	TP_CLK	I/O	10K pull high to +3V
88	GPIO4F/PSDAT3	TP_DAT	I/O	10K pull high to +3V
89	GPIO50/SELIO#	CHG_LED_GREEN#	O	Green charger LED
90	GPIO52/E51_CS#	CHG_LED_UP#	O	Orange charger LED
91	GPIO53/CAPLED	CAP_LED#	O	
92	GPIO54	PWR_LED_UP	O	
93	GPIO55/SCRLED	SCR_LED#	O	
95	GPIO56	GS1_INT1	I	Internal pull high
97	GPXOA00/SDICS#	SPI_MODE#	O	4.7K pull down to GND
98	GPXOA01/SDICLK	SUSC_ON	O	
99	GPXOA02/SDIDO	VSUS_ON	O	
100	GPXOA03	CPU_VRON	O	
101	GPXOA04	SUSB_ON	O	
102	GPXOA05	CNT1_CHG#	O	batt1 (Big/External) charging enabled. Batt1 is discharging priority in AC mode.
103	GPXOA06	CNT1_DIS#	O	batt1 discharging enabled
104	GPXOA07	CNT2_CHG#	O	batt2 (Small/Internal) charging enabled. Batt2 is charging priority in AC mode.
105	GPXOA08	CNT2_CHG#	O	batt2 discharging enabled
106	GPXOA09	SPI_WP#	O	
107	GPXOA10	OP_SD#	O	Audio OP
108	GPXOA11	BAT_LEARN	O	
109	GPXID0/SDIDI	PM_PWROK	O	Battery parallel, H:1P, L:2P~3P
110	GPXID1	RST#	O	
112	GPXID2	THRO_CPU	O	Active if CPU temperature over spec
114	GPXID3	PM_SLPRDY#	I	SLPRDY#, 100K pull down to GND
115	GPXID4	SLPMODE	I	SUSC#, 100K pull down to GND
116	GPXID5	VRM_PWRGD	I	Pull high to +3V
117	GPXID6	PM_RSTRDY#	I	
118	GPXID7	RSTWARN	O	
121	GPIO57	GS1_INT2	I	Internal pull high
126	GPIO57/SPICLK	SPI_CLK	O	
127	GPIO59/TEST_CLK	GS2_INT1	O	





Pin	Pin Name	Signal Name	Type	Note
3	SERIRQ	INT_SERIRQ	I/O	10K pull high to +3V
4	LFRAME#	LPC_FRAME#	I	
5	LAD3	LPC_AD3	I/O	
7	LAD2	LPC_AD2	I/O	
8	LAD1	LPC_AD1	I/O	
9	VCC	+3VA	P	
10	LAD0	LPC_AD0	I/O	
11	GND	GND	P	
12	PCICLK	CLK_PCI_EC	I	
22	VCC	+3VA	P	
24	GND	GND	P	
33	VCC	+3VA	P	
35	GND	GND	P	
37	ECRST#	EC_RST#	I	100K pull high to +3VA_EC
67	AVCC	+3VA_AEC	P	
69	AGND	AGND	P	
94	GND	GND	P	
96	VCC	+3VA	P	
111	VCC	+3VA	P	
113	GND	GND	P	
119	RD#/SPIDI	SPI_SO	I	
120	WR#/SPIDO	SPI_SI	O	
122	XCLKI	K_XCLKI	I	
123	XCLKO	K_XCLKO	O	
124	V18R	V18R	P	Reserved 1uF to GND
125	VCC	+3VA	P	
128	SPICS#/SELMEM#	SPI_CS#	O	

0106 1025


		Title : EC Pin Define	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size	Project Name	Rev	
A3	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet	3	of 57




Signal	S0/S1	S3	S4/S5	Power
VSUS_ON	H	H	Adapter Battery	VSB
SUSB_ON	H	L	L	Main
SUSC_ON	H	H	L	DUAL







	+5VA	+3VA	+3VSUS	+5VSUS	+1.8V	+3V	+5V	VTT_DDR	Vccp	+1.5VS	+3VS	+5VS	+2.5VS
S0/S1	V	V	V	V	V	V	V	V	V	V	V	V	V
S3	V	V	V	V	V	V	V	--	--	--	--	--	--
S4/S5	V	V	--	--	--	--	--	--	--	--	--	--	--






Signal	S0/S1	S3	S4/S5	Power
VSUS_ON	H	H	Adapter Battery	VSB
SUSB_ON	H	L	L	Main
SUSC_ON	H	H	L	DUAL



	+5VA	+3VA	+3VSUS	+5VSUS	+1.8V	+3V	+5V	VTT_DDR	Vccp	+1.5VS	+3VS	+5VS	+2.5VS
S0/S1	V	V	V	V	V	V	V	V	V	V	V	V	V
S3	V	V	V	V	V	V	V	--	--	--	--	--	--
S4/S5	V	V	V	V	--	--	--	--	--	--	--	--	--



S4/S5 to S0(Adapter Mode)

This sequence will occur whenever the system is in S4/S5 and the EC initiates a sleep exit sequence from S4/S5 to S0.

Initial EC state: VSUS_ON=0, SUSB_ON=0, SUSC_ON=0, A20GA=X, KBRST=X, CPU_VRON=0, ICH_PWROK=0, RSTWARN=0, and PM_RSMRST#=0, RESET#=0.

- 1.Waiting for AC_OK until adaptor power is good, then
- 2.At least **5ms** after AC_OK is asserted, EC asserts VSUS_ON to enable VSUS power.
- 3.At least **20ms** after VSUS power is stable, waiting for PWR_SW# until user is pressed. (Or waiting for SCH deasserted SLPRDY#, too?)
- 4.EC asserts RSTWARN.
- 5.SUSC_ON is asserted at least 20ms (de-bounce) after receiving PWR_SW#.
- 6.PM_RSMRST# is deasserted at least **5ms** after SUSC power is stable.
- 7.At least **5ms** after PM_RSMRST# is deasserted, SUSB_ON is enabled.
- 8.CPU_VRON is deasserted at least **100ms** after SUSB power is stable.
- 9.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 10.At least **10ms** after receiving CPUPWR_GD, PM_PWROK is asserted, and then deasserts RSTWARN.
- 11.Waiting for RSTRDY# until deasserted by SCH.
- 12.RESET# can be deasserted at lease **100us** after PM_PWROK is asserted.

S4/S5 to S0(Battery Mode)

This sequence will occur whenever the system is in S4/S5 and the EC initiates a sleep exit sequence from S4/S5 to S0.

Initial EC state: VSUS_ON=0, SUSB_ON=0, SUSC_ON=0, A20GA=X, KBRST=X, CPU_VRON=0, ICH_PWROK=0, RSTWARN=0, and PM_RSMRST#=0, RESET#=0.

- 1.Waiting for BAT_IN until battery power is good, then
- 2.Waiting for PWR_SW# until user is pressed.
- 3.EC asserts VSUS_ON to enable VSUS power.
- 4.At least **20ms** after VSUS power is stable.
- 5.EC asserts RSTWARN.
- 6.SUSC_ON is asserted at least 20ms (de-bounce) after receiving PWR_SW#.
- 7.PM_RSMRST# is deasserted at least 5ms after SUSC power is stable.
- 8.At least 5ms after PM_RSMRST# is deasserted, SUSB_ON is enabled.
- 9.CPU_VRON is deasserted at least 10ms after SUSB power is stable.
- 10.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 11.At least 10ms after receiving CPUPWR_GD, PM_PWROK is asserted, and then deasserts RSTWARN.
- 12.Waiting for RSTRDY# until deasserted by SCH.
- 13.RESET# can be deasserted at lease 100us after ICH_PWROK is asserted.

S0 to S3/S4/S5

This sequence will occur when system entry to sleep states, or all power planes are shut down.

Initial EC state: VSUS_ON=1, SUSB_ON=1, SUSC_ON=1, CPU_VRON=1, ICH_PWROK=1, and PM_RSMRST#=1, RESET#=1, RSTWARN=0, PM_PWRBTN#=1.

1.Waiting for PWR_SW# until user is pressed (go to 2), or waiting for SLPRDY# is asserted (go to 3).

2.At least 20ms after PWR_SW# is asserted, EC asserts PM_PWRBTN# (50ms width) to SCH.

3.Waiting for SLPRDY# until has been asserted.

4.EC asserts RSTWARN to SCH to begin internal sequence.

5.SCH asserts RSTRDY# to EC to indicate all outstanding transactions are completed.

6.EC asserts RESET# after detecting RSTRDY# asserted.

7.EC deasserts ICH_PWROK.

8.EC deasserts SUSB_ON and CPU_VRON to turn off power planes.

This completes the entry to S3 (SLPMODE=1).

If SLPMODE=0, this indicates S4/S5 was the desired state, EC takes additional actions:

9.EC asserts PM_RSMRST#.

10.EC deasserts SUSC_ON to turn off the other power planes.

11.EC deasserts VSUS_ON if in battery mode.

12.EC deasserts RSTWARN to save more power.

Power Sequence Description: S3 to S0

This sequence will occur in S3, and wake event is detected by EC or SCH.

Initial EC state: SUSB_ON=0, CPU_VRON=0, ICH_PWROK=0, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=0.

- 1.For internal wake event, SCH deasserts SLPRDY# to EC, than 4.
- 2.For external wake event (PWR_SW#, keyboard wake up), then
- 3.EC asserts PM_PWRBTN# at least 50ms to wake SCH, and waiting for SLPRDY# until SCH deasserted.
- 4.EC asserts SUSB_ON to enable SUSB power.
- 5.CPU_VRON is deasserted at least **100ms** after SUSB power is stable.
- 6.Waiting for CPUPWR_GD (VRM_PWRGD) until CPU_VRON power is stable.
- 7.At least **5ms** after receiving CPUPWR_GD, ICH_PWROK is asserted.
- 8.Deasserts RSTWARN after ICH_PWROK is asserted.
- 9.RESET# can be deasserted **100us** after RSTWARN is deasserted.

Warm Reset (SLPMODE=1)

The warm reset sequence results in reset without remove any power supplies.

Initial EC state: SUSB_ON=1, CPU_VRON=1, ICH_PWROK=1, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=1.

- 1.SCH asserts RSTRDY# at the same time as driving SLPMODE=1 to EC.
- 2.EC asserts RSTWARN to SCH.
- 3.EC asserts RESET# for **120ms** to SCH after asserts RSTWARN.
- 4.EC deasserts RSTWARN.
- 5.EC deasserts RESET# after at least **100us** delay from RSTWARN.

Cold Reset (SLPMODE=0)


The cold reset sequence results in a power cycling of all but the RTC power well.


Initial EC state: SUSB_ON=1, CPU_VRON=1, ICH_PWROK=1, PM_RSMRST#=1, PM_PWRBTN#=1, and VSUS_ON=1, RSTWARN=1, SUSC_ON=1, RESET#=1.

- 1.SCH asserts RSTRDY# at the same time as driving SLPMODE=0 to EC.
- 2.EC asserts RSTWARN to SCH.
- 3.EC asserts RESET# to SCH after asserts RSTWARN.
- 4.EC deasserts PM_PWROK and disables SUSB_ON and CPU_VRON power.
- 5.EC asserts PM_RSMRST# after CPU_VRON power is off.
- 6.EC disables SUSC_ON power for 3-5 seconds.
- 7.S4/S5 to S0 sequence is automatically followed to bring the system back to S0 when SUSC_ON power is enable.

0106 1025





Power Sequence Description

		Title :	
ASUSTek COMPUTER INC		Engineer: Jerry Liu	
Size	Project Name	Rev	
Custom	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet	6	of 57





1:Disable
0:Enable

PEREQ1:PCIEx0 & PCIe1
PEREQ2:PCIEx2 & PCIe3 & SATA
PEREQ3:PCIEx4 & PCIe5 & PCIe6




FSC	FSB	FSA	CPU	PCIE
0	0	1	133	100
1	0	1	100	100





H_D#[63:0] << >> H_D#[63:0] 11




Layout Note

COMP 0 2 connect with Z0=27.4 ohm,L<0.5"



COMP 1 3 connect with Z0=55 ohm,L<0.5"

0106 1025

ASUS		Title : CPU-SLIVERTHORNE(1)	
ASUSTeK COMPUTER INC		Engineer: Jerry Liu	
Size	Project Name		Rev
A4	T91		1.2G
Date: Tuesday, January 06, 2009		Sheet 9 of 57	




CPU TYPE	Vcore	Freq
Silverthorne Standard Voltage Processor	0.98V @HFM TBD @LFM	TBD
Silverthorne Medium Voltage Processor	0.8V @HFM TBD @LFM	TBD
Silverthorne Low Voltage Processor	0.76V @HFM TBD @LFM	TBD










Layout Note:
Route VCCSENSE and VSSSENSE traces at 27.4 Ohms with 18mil trace, 7mil vccsense to vssense spacing. 25 mil spacing from others. Place PU and PD within 1 inch of CPU.

U1D			
A4	VSS1/NCTF	VSS162	Y29
A28	VSS2/NCTF	VSS161	Y25
AA6	VSS4	VSS160	Y23
AA24	VSS5	VSS159	Y21
AB3	VSS6	VSS158	Y19
AB27	VSS7	VSS157	Y17
AB29	VSS8	VSS156	Y15
AC8	VSS9	VSS155	Y13
AC10	VSS10	VSS154	Y11
AC12	VSS11	VSS153	Y9
AC14	VSS12	VSS152	Y7
AC16	VSS13	VSS151	Y5
AC18	VSS14	VSS149	W6
AC20	VSS15	VSS148	W29
AC22	VSS16	VSS147	W25
AD3	VSS17	VSS146	W23
AD5	VSS18	VSS145	W21
AD9	VSS19	VSS144	W19
AD11	VSS20	VSS143	W17
AD21	VSS21	VSS142	W15
AD23	VSS22	VSS141	W13
AD25	VSS23	VSS140	W11
AD29	VSS24	VSS139	W9
AF1	VSS25/NCTF	VSS138	V7
AF31	VSS26/NCTF	VSS137	V5
AG2	VSS27/NCTF	VSS136	V3
AG6	VSS28	VSS135	T29
AG8	VSS29	VSS134	T27
AG10	VSS30	VSS133	T25
AG12	VSS31	VSS132	T23
AG14	VSS32	VSS131	T21
AG16	VSS33	VSS130	T19
AG18	VSS34	VSS129	T17
AG20	VSS35	VSS128	T15
AG22	VSS36	VSS127	T13
AG24	VSS37	VSS126	T11
AG26	VSS38	VSS125	T9
AG30	VSS39/NCTF	VSS124	T7
AH3	VSS41/NCTF	VSS123	T3
AH29	VSS42/NCTF	VSS122	P27
AJ4	VSS43/NCTF	VSS121	P25
AJ28	VSS44/NCTF	VSS120	P23
B3	VSS48/NCTF	VSS119	P21
B29	VSS49/NCTF	VSS118	P19
C2	VSS51/NCTF	VSS117	P17
C6	VSS52	VSS116	P15
C8	VSS53	VSS115	P13
C10	VSS54	VSS114	P11
C12	VSS55	VSS113	P9
C14	VSS56	VSS112	P7
C16	VSS57	VSS111	P5
C18	VSS58	VSS110	M29
C20	VSS59	VSS109	M25
C22	VSS60	VSS108	M23
C24	VSS61	VSS107	M21
C30	VSS62/NCTF	VSS106	M19
D1	VSS63/NCTF	VSS105	M17
D31	VSS64/NCTF	VSS104	M15
F3	VSS65	VSS103	M13
F9	VSS66	VSS102	M11
F11	VSS67	VSS101	M9
F13	VSS68	VSS100	M7
F17	VSS69	VSS99	M5
F19	VSS70	VSS98	M3
F21	VSS71	VSS97	L6
F23	VSS72	VSS96	K25
F27	VSS73	VSS95	K23
G8	VSS74	VSS94	K21
G10	VSS75	VSS93	K19
G12	VSS76	VSS92	K17
G14	VSS77	VSS91	K15
G16	VSS78	VSS90	K13
G18	VSS79	VSS89	K11
G20	VSS80	VSS88	K9
G22	VSS81	VSS87	K7
H3	VSS82	VSS86	K3
H29	VSS83	VSS85	J24
J6	VSS84		





0106 1025






ASUS Title : CPU-SILVERTHORNE (2)
 ASUSTeK COMPUTER INC Engineer: Jerry Liu
 Size Project Name Rev
 Custom T91 1.2G
 Date: Tuesday, January 06, 2009 Sheet 10 of 57






US15W D2 stage : 02G010018704








PM_SLPDRDY#	PM_SLPMODE	System Behavior
0	1	SCH ready to enter S3
0	0	SCH ready to enter S4/S5







USB 0	USB PORT
USB 1	USB PORT
USB 2	Card Reader
USB 3	3.5G
USB 4	Touch Panel
USB 5	Bluetooth
USB 6	Camera
USB 7	2'nd Card Reader



30,31 IDE_DD[15:0] << IDE_DD[15:0]
 30,31 IDE_DA[2:0] << IDE_DA[2:0]



02G010018704



Strap Function	Signal Name			Strap		Comment
FSB/DDR Frequency Select Graphics Frequency Select	SCH_BSEL2	SCH_CFG1	SCH_CFG0	Gfx_Freq	FSB	Note: Clock Frequencies are in Mhz Default Frequency determined by FSB speed
	0	0	0	200	400	
	0	0	1	200	533	
CMC (Chipset Microcode) Base Address	GPIO3		GPIO0	Address		Selects the starting address that the CMC will use to start fetching code. (GPIO3 is the most significant)
	0		0	0xFFFFB0000		
	0		1	0xFFFFC0000		
	1		0	0xFFFFD0000 (default)		
	1		1	0xFFFFE0000		
LPC_CLKOUT[0] Buffer Strength	RESERVED1		Value			Selects the drive strength of the LPC_CLKOUT[0] clock.
	0		Reserved			
	0		1 Load (Default)			
	1		Reserved			
	1		2 Loads			

0106 1025

		Title :POULSBO_STRAP(5)	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size B	Project Name T91		Rev 1.2G
Date: Tuesday, January 06, 2009		Sheet	15 of 57




W35	VSS_293
W33	VSS_294
W31	VSS_295
W29	VSS_296
W27	VSS_297
W25	VSS_298
W23	VSS_299
W21	VSS_300
W19	VSS_301
W17	VSS_302
W15	VSS_303
W13	VSS_304
W11	VSS_305
W9	VSS_306
W7	VSS_307
W5	VSS_308
W3	VSS_309
V46	VSS_310
V44	VSS_311
V42	VSS_163
AJ47	VSS_162
AJ41	VSS_161
AK14	VSS_160
AK40	VSS_159
AK44	VSS_157
AJ5	VSS_179
AJ7	VSS_178
AJ9	VSS_177
AJ11	VSS_176
AJ13	VSS_175
AJ15	VSS_174
AJ17	VSS_173
AJ19	VSS_172
AJ21	VSS_171
AJ23	VSS_170
AJ25	VSS_169
AJ27	VSS_168
AJ29	VSS_167
AJ31	VSS_166
AJ33	VSS_165
AJ35	VSS_164
AJ37	VSS_323
L9	VSS_324
L7	VSS_325
L5	VSS_326
L3	VSS_327
K46	VSS_328
K44	VSS_329
J37	VSS_330
J33	VSS_331
J29	VSS_332
J25	VSS_333
J21	VSS_709
U27	VSS_710
U25	VSS_711
G47	VSS_335
G41	VSS_336
G39	VSS_337
G35	VSS_338
G31	VSS_339
G27	VSS_340
G25	VSS_341
G23	VSS_342
C19	VSS_504
C17	VSS_503
C15	VSS_502
C13	VSS_501
G3	VSS_505
E45	VSS_506
BJ1	VSS_1014
BH50	VSS_1015
BH48	VSS_1016
BH46	VSS_1017
BH44	VSS_1018
BH42	VSS_1019

VSS



VSS_1023	BH34
VSS_263	A218
VSS_264	AA17
VSS_265	AA15
VSS_266	AA11
VSS_267	AA9
VSS_268	AA7
VSS_269	AA5
VSS_270	AA3
VSS_271	Y46
VSS_272	Y44
VSS_273	Y42
VSS_274	Y40
VSS_275	Y36
VSS_276	Y14
VSS_277	W49
VSS_278	W47
VSS_280	N5
VSS_291	N7
VSS_290	N3
VSS_289	N1
VSS_288	M46
VSS_287	M42
VSS_286	M40
VSS_285	M38
VSS_284	L49
VSS_283	L37
VSS_282	L35
VSS_281	L33
VSS_280	L33
VSS_279	L31
VSS_316	L29
VSS_313	L27
VSS_314	L25
VSS_315	L23
VSS_316	L21
VSS_317	L19
VSS_318	L17
VSS_319	L15
VSS_320	L13
VSS_321	L11
VSS_344	G19
VSS_345	G17
VSS_346	G15
VSS_346	G13
VSS_347	G9
VSS_348	G7
VSS_349	G5
VSS_158	AK42
VSS_404	E21
VSS_403	E23
VSS_383	E27
VSS_379	E29
VSS_378	E31
VSS_380	E33
VSS_381	E35
VSS_382	E37
VSS_506	E39
VSS_507	E41
VSS_882	A49
VSS_881	B2
VSS_1003	A15
VSS_1000	A5
VSS_1001	A3
VSS_1004	BK36
VSS_1005	BK48
VSS_1006	BK46
VSS_1007	BK2
VSS_1008	BK2
VSS_1009	BK2
VSS_1010	BK2
VSS_1011	BK2
VSS_1012	BK2
VSS_1013	BK2


BH35	VSS_1022
BH34	VSS_1021
BH33	VSS_1020
BH32	VSS_1019
BH31	VSS_1018
BH30	VSS_1017
BH29	VSS_1016
BH28	VSS_1015
BH27	VSS_1014
BH26	VSS_1013
BH25	VSS_1012
BH24	VSS_1011
BH23	VSS_1010
BH22	VSS_1009
BH21	VSS_1008
BH20	VSS_1007
BH19	VSS_1006
BH18	VSS_1005
BH17	VSS_1004
BH16	VSS_1003
BH15	VSS_1002
BH14	VSS_1001
BH13	VSS_1000
BH12	VSS_999
BH11	VSS_998
BH10	VSS_997
BH9	VSS_996
BH8	VSS_995
BH7	VSS_994
BH6	VSS_993
BH5	VSS_992
BH4	VSS_991
BH3	VSS_990
BH2	VSS_989
BH1	VSS_988
BH0	VSS_987
BH-1	VSS_986
BH-2	VSS_985
BH-3	VSS_984
BH-4	VSS_983
BH-5	VSS_982
BH-6	VSS_981
BH-7	VSS_980
BH-8	VSS_979
BH-9	VSS_978
BH-10	VSS_977
BH-11	VSS_976
BH-12	VSS_975
BH-13	VSS_974
BH-14	VSS_973
BH-15	VSS_972
BH-16	VSS_971
BH-17	VSS_970
BH-18	VSS_969
BH-19	VSS_968
BH-20	VSS_967
BH-21	VSS_966
BH-22	VSS_965
BH-23	VSS_964
BH-24	VSS_963
BH-25	VSS_962
BH-26	VSS_961
BH-27	VSS_960
BH-28	VSS_959
BH-29	VSS_958
BH-30	VSS_957
BH-31	VSS_956
BH-32	VSS_955
BH-33	VSS_954
BH-34	VSS_953
BH-35	VSS_952
BH-36	VSS_951
BH-37	VSS_950
BH-38	VSS_949
BH-39	VSS_948
BH-40	VSS_947
BH-41	VSS_946
BH-42	VSS_945
BH-43	VSS_944
BH-44	VSS_943
BH-45	VSS_942
BH-46	VSS_941
BH-47	VSS_940
BH-48	VSS_939
BH-49	VSS_938
BH-50	VSS_937
BH-51	VSS_936
BH-52	VSS_935
BH-53	VSS_934
BH-54	VSS_933
BH-55	VSS_932
BH-56	VSS_931
BH-57	VSS_930
BH-58	VSS_929
BH-59	VSS_928
BH-60	VSS_927
BH-61	VSS_926
BH-62	VSS_925
BH-63	VSS_924
BH-64	VSS_923
BH-65	VSS_922
BH-66	VSS_921
BH-67	VSS_920
BH-68	VSS_919
BH-69	VSS_918
BH-70	VSS_917
BH-71	VSS_916
BH-72	VSS_915
BH-73	VSS_914
BH-74	VSS_913
BH-75	VSS_912
BH-76	VSS_911
BH-77	VSS_910
BH-78	VSS_909
BH-79	VSS_908
BH-80	VSS_907
BH-81	VSS_906
BH-82	VSS_905
BH-83	VSS_904
BH-84	VSS_903
BH-85	VSS_902
BH-86	VSS_901
BH-87	VSS_900
BH-88	VSS_899
BH-89	VSS_898
BH-90	VSS_897
BH-91	VSS_896
BH-92	VSS_895
BH-93	VSS_894
BH-94	VSS_893
BH-95	VSS_892
BH-96	VSS_891
BH-97	VSS_890
BH-98	VSS_889
BH-99	VSS_888
BH-100	VSS_887

BH30	VSS_1
BH28	VSS_2
BH26	VSS_3
BH24	VSS_4
BH22	VSS_5
BH20	VSS_6
BH18	VSS_7
BH16	VSS_8
BH14	VSS_9
BH12	VSS_10
BH2	VSS_11
BH2	VSS_12
BH2	VSS_13
BH2	VSS_14
BH2	VSS_15
BH2	VSS_16
BH2	VSS_17
BH2	VSS_18
BH2	VSS_19
BH2	VSS_20
BH2	VSS_21
BH2	VSS_22
BH2	VSS_23
BH2	VSS_24
BH2	VSS_25
BH2	VSS_26
BH2	VSS_27
BH2	VSS_28
BH2	VSS_29
BH2	VSS_30
BH2	VSS_31
BH2	VSS_32
BH2	VSS_33
BH2	VSS_34
BH2	VSS_35
BH2	VSS_36
BH2	VSS_37
BH2	VSS_38
BH2	VSS_39
BH2	VSS_40
BH2	VSS_41
BH2	VSS_42
BH2	VSS_43
BH2	VSS_44
BH2	VSS_45
BH2	VSS_46
BH2	VSS_47
BH2	VSS_48
BH2	VSS_49
BH2	VSS_50
BH2	VSS_51
BH2	VSS_52
BH2	VSS_53
BH2	VSS_54
BH2	VSS_55
BH2	VSS_56
BH2	VSS_57
BH2	VSS_58
BH2	VSS_59
BH2	VSS_60
BH2	VSS_61
BH2	VSS_62
BH2	VSS_63
BH2	VSS_64
BH2	VSS_65
BH2	VSS_66
BH2	VSS_67
BH2	VSS_68
BH2	VSS_69
BH2	VSS_70
BH2	VSS_71
BH2	VSS_72
BH2	VSS_73
BH2	VSS_74
BH2	VSS_75
BH2	VSS_76
BH2	VSS_77
BH2	VSS_78
BH2	VSS_79
BH2	VSS_80
BH2	VSS_81
BH2	VSS_82
BH2	VSS_83
BH2	VSS_84
BH2	VSS_85
BH2	VSS_86
BH2	VSS_87
BH2	VSS_88
BH2	VSS_89
BH2	VSS_90
BH2	VSS_91
BH2	VSS_92
BH2	VSS_93
BH2	VSS_94
BH2	VSS_95
BH2	VSS_96
BH2	VSS_97
BH2	VSS_98
BH2	VSS_99
BH2	VSS_100
BH2	VSS_101
BH2	VSS_102
BH2	VSS_103
BH2	VSS_104
BH2	VSS_105
BH2	VSS_106
BH2	VSS_107
BH2	VSS_108
BH2	VSS_109
BH2	VSS_110
BH2	VSS_111
BH2	VSS_112
BH2	VSS_113
BH2	VSS_114
BH2	VSS_115
BH2	VSS_116
BH2	VSS_117
BH2	VSS_118
BH2	VSS_119
BH2	VSS_120
BH2	VSS_121
BH2	VSS_122
BH2	VSS_123
BH2	VSS_124
BH2	VSS_125
BH2	VSS_126
BH2	VSS_127
BH2	VSS_128
BH2	VSS_129
BH2	VSS_130
BH2	VSS_131
BH2	VSS_132
BH2	VSS_133
BH2	VSS_134
BH2	VSS_135
BH2	VSS_136
BH2	VSS_137
BH2	VSS_138
BH2	VSS_139
BH2	VSS_140
BH2	VSS_141
BH2	VSS_142
BH2	VSS_143
BH2	VSS_144
BH2	VSS_145
BH2	VSS_146
BH2	VSS_147
BH2	VSS_148
BH2	VSS_149
BH2	VSS_150
BH2	VSS_151
BH2	VSS_152
BH2	VSS_153
BH2	VSS_154
BH2	VSS_155
BH2	VSS_156
BH2	VSS_157
BH2	VSS_158
BH2	VSS_159
BH2	VSS_160
BH2	VSS_161
BH2	VSS_162
BH2	VSS_163
BH2	VSS_164
BH2	VSS_165
BH2	VSS_166
BH2	VSS_167
BH2	VSS_168
BH2	VSS_169
BH2	VSS_170
BH2	VSS_171
BH2	VSS_172
BH2	VSS_173
BH2	VSS_174
BH2	VSS_175
BH2	VSS_176
BH2	VSS_177
BH2	VSS_178
BH2	VSS_179
BH2	VSS_180
BH2	VSS_181
BH2	VSS_182
BH2	VSS_183
BH2	VSS_184
BH2	VSS_185
BH2	VSS_186
BH2	VSS_187
BH2	VSS_188
BH2	VSS_189
BH2	VSS_190
BH2	VSS_191
BH2	VSS_192
BH2	VSS_193
BH2	VSS_194
BH2	VSS_195
BH2	VSS_196
BH2	VSS_197
BH2	VSS_198
BH2	VSS_199
BH2	VSS_200
BH2	VSS_201
BH2	VSS_202
BH2	VSS_203
BH2	VSS_204
BH2	VSS_205
BH2	VSS_206
BH2	VSS_207
BH2	VSS_208
BH2	VSS_209
BH2	VSS_210
BH2	VSS_211
BH2	VSS_212
BH2	VSS_213
BH2	VSS_214
BH2	VSS_215
BH2	VSS_216
BH2	VSS_217
BH2	VSS_218
BH2	VSS_219
BH2	VSS_220
BH2	VSS_221
BH2	VSS_222
BH2	VSS_223
BH2	VSS_224
BH2	VSS_225
BH2	VSS_226
BH2	VSS_227
BH2	VSS_228
BH2	VSS_229
BH2	VSS_230
BH2	VSS_231
BH2	VSS_232
BH2	VSS_233
BH2	VSS_234
BH2	VSS_235
BH2	VSS_236
BH2	VSS_237
BH2	VSS_238
BH2	VSS_239
BH2	VSS_240
BH2	VSS_241
BH2	VSS_242
BH2	VSS_243
BH2	VSS_244
BH2	VSS_245
BH2	VSS_246
BH2	VSS_247
BH2	VSS_248
BH2	VSS_249
BH2	VSS_250
BH2	VSS_251
BH2	VSS_252
BH2	VSS_253
BH2	VSS_254
BH2	VSS_255
BH2	VSS_256
BH2	VSS_257
BH2	VSS_258
BH2	VSS_259
BH2	VSS_260






DDR II slot Symbol use 12G02512200Y
 BOM use 12G02512200Y





0106 1025





		Title : DDR2_Termination	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name	Rev	
A4	T91	1.2G	
Date: Tuesday, January 06, 2009		Sheet	19 of 57



XTAL Height 1mm

0106 1025



ASUS		Title :CH7317_SDVO_CRT	
ASUSTek COMPUTER INC		Engineer: Leon_Sun	
Size	Project Name	Rev	
A3	T91	1.2G	
Date: Tuesday, January 06, 2009		Sheet	20 of 57









C105 C106 for EA measurement
 U6上:VR5 & VR6-->22 OHM
 U6 /X :VR5 & VR6 -->0 OHM

BUS BUFFER:
 Unidirectional buffers (high impedance buffers) are required on both HSYNC and VSYNC to prevent potential electrical overstress and illegal operation of the GMCH, since some display monitors may attempt to drive HSYNC and VSYNC signals back to GMCH.




Pin:
 2->6: (1A->1B)
 5->3: (2A->2B)















MINI CARD NUT(2.8mm) *2




GPS/DTV Antenna






0106 1025

ASUS		Title : Mini WIFI	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size	Project Name	Rev	
Custom	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet 24 of 57		











BT USB Port Common Choke







BT Conn

0106 1025








		Title : Bluetooth	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size A	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 25 of 57	








		Title : Onboard GPS	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size Custom	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 27 of 57	




AR8132 : LC35 = 0.1uF
AR8113 : LC35 = 1uF



AR8113 : 02G911002100
AR8132 : 02G911002600 (Default)







- >> IDE_DD[15:0] 14,31
- >> IDE_DA[2:0] 14,31
- << IDE_DACK# 14,31
- >> IDE_DDREQ 14,31
- << IDE_DIOR# 14,31
- << IDE_DIOW# 14,31
- >> IDE_IORDY 14,31
- << IDE_DCS#1 14,31
- << IDE_DCS#3 14,31
- >> IDE_IRQ 14,31
- << BUF_RST# 20,23,24,26,27,28,31,37,38,40
- >> FLASH_LED_P# 31,43
- >> IDE_DIAG#1 31





0106 1025


ASUS		Title : Flash Conn	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size	Project Name		Rev
A3	T91		1.2G
Date: Tuesday, January 06, 2009	Sheet	30 of 57	




- MODE[1:0]=Select UDMA speed when FXDMA is set
00:100MB/s ; 01:133MB/s
10:150MB/s ; 11:Reserved
- FXDMA=0, Auto adjustable speed rate according set Feature Command
FXDMA=1, speed rate depend on Mode[1:0] setting
- PMEN=0 power management function Disable
PMEN=1 power management function Enable
- ATAIOEN=0, Disable the ATA output pins, ATA I/O output pins are Hi-Z.
ATAIOEN=1, Enable ATA output

JMH330 only simulate PATA as Device 0







USB Port 0 Power




USB Port 1 Power




USB Port 0 Power




USB Port 1 Power



USB Port Common Choke



USB Port ESD Protect











Symbol use 12G131030042
BOM use 12G13105004S

USB Connector

0106 1025







ASUS		Title : USB Port	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name		Rev
A3	T91		1.2G
Date: Tuesday, January 06, 2009	Sheet	32 of 57	












0106 1025

ASUS		Title : Camera Conn	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet	34 of 57










Analog: Pin.13-Pin.38
Digital: Pin.1-Pin.12 and Pin.39-Pin.48






Symbol use 12G140010060
BOM use 12G140010061





Hotkey Table

Item	Pin Name	Function
0	HOTKEY_SW0#	Home



0106 1025

ASUS Title : **EC_ENE KB3310**


ASUSTek Computer INC. Engineer: **Jerry Liu**

Size	Project Name	Rev
A3	T91	1.2G






Date: Tuesday, January 06, 2009 Sheet 37 of 57

HOTKEY_SW0# - HOTKEY_SW3# internal PU

GPIO00
 Hardware strap(internal pull-high)
 Low:4E 4F
 High:2E 2F




UART Control IC for using GPS module
 due to no UART on ENE EC




0106 1025

		Title : EC_UART_KC3820	
ASUSTek Computer INC.		Engineer: Jerry_Liu	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet	38 of 57


For Debug



Resolve auto-boot issue





SPI ROM




0106 1025

ASUS		Title : SPI ROM/ Debug	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 39 of 57	






0106 1025

ASUS		Title : Reset Map	
ASUSTeK COMPUTER INC		Engineer: Jerry Liu	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 40 of 57	




KSO[15:0] 37
 KSI[7:0] 37




0106 1025

		Title : KB_Touch Pad	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name	Rev	
A3	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet	41	of 57




Thermal Sensor Power Supply



Thermal Sensor






U11 use 06G023044020,
second source 06G023055010

Near CPU




0106 1025

		Title : Thermal Sensor	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 42 of 57	




Hotkey Table

Item	Pin Name	Function
0	HOTKEY_SW0#	HOME




SMBUS Address: 0X1D




0106 1025


		Title : G-Sensor	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size A4	Project Name T91	Rev 1.2G	
Date: <u>Tuesday, January 06, 2009</u>		Sheet <u>44</u> of <u>57</u>	



DC IN




Battery Switch



CNT2_CHG# : Low : Battery ON
CNT2_CHG# : open : Battery OFF


BATT_CON2



Internal BAT



0106 1025

ASUS		Title : PWR Jack	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size A4	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 46 of 57	




0106 1025


ASUS		Title : Screw Hole	
ASUSTek Computer INC.		Engineer: <i>Jerry Liu</i>	
Size	Project Name		Rev
A3	T91		1.2G
Date: Tuesday, January 06, 2009	Sheet	47 of 57	



0106 1025

		Title : EMI	
ASUSTek Computer INC.		Engineer: Jerry Liu	
Size A	Project Name T91	Rev 1.2G	
Date: Tuesday, January 06, 2009		Sheet 48 of 57	





Vcore / 3A


For Sense Vcore

R1.2G

Status				
THRO_CPU_VOLT#	H	L	H	L
CPU_LEVELDOWN#	H	H	L	L
Voltage	1.0484V	0.9509V	0.8573V	0.7598V
	Normal	Normal + Throttle	Power Saving	Power Saving + Throttle

0106 1025

ASUS		Title : Vcore	
ASUSTek Computer INC.		Engineer: Joy_Zhou	
Size	Project Name	Rev	
Custom	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet	50	of 57







14.52,53,54 PM_LEVELDOWN#
 Hi : Vout = 5.0V
 Low : Vout = 4.86V


+3VSUS / 3A

+5VSUS / 3A

+3VA / 100mA

- SKIPSEL:**
 +5V => Ultrasonic mode
 REF => DEM mode
 GND => PWM mode
- ENTRIP:**
 GND => Disable
 OCP => (10uA x R) / 10 / Rdsn
- TONSEL:**
 +5V => 400KHz / 500KHz
 REF => 300KHz / 375KHz
 GND => 200KHz / 250KHz






PM_LEVELDOWN#	Voltage	Status
L	1.65V	Power Saving
H	1.795V	Normal

0106 1025



ASUS		Title : +1.8V & VTTDDR
ASUSTek Computer INC.		Engineer: Joy Zhou
Size A3	Project Name T91	Rev 1.2G
Date: Tuesday, January 06, 2009		Sheet 52 of 57



PM_LEVELDOWN#	Voltage	Status
L	0.965V	Power Saving
H	1.0497V	Normal


0106 1025

ASUS		Title : VCCP	
ASUSTek Computer INC.		Engineer: Joy_Zhou	
Size	Project Name	Rev	
A3	T91		1.2G
Date: Tuesday, January 06, 2009	Sheet	53	of 57



0106 1025

ASUS		Title : +1.5VS & +2.5VS	
ASUSTek Computer INC.		Engineer: <i>Joy_Zhou</i>	
Size	Project Name	Rev	
A3	T91	1.2G	
Date: Tuesday, January 06, 2009	Sheet	54	of 57



Prevent Input from 19V :

Adaptor > 14.2V, PQ603B Turn-off
 Adaptor < 12.4V, PQ603B Turn-on

VREF = 5.0V

fosc(KHz) = 17000 / RT (KOhm)
 Soft start: ts(s) = 0.13 * CS (uF)

VTH of -IN1: $5V / 62 * (100+62) = 13.06V$

VTH of ACIN: $1.25V / 25 * (185+25) = 10.5V$
 Change PR607 and PR608 value

Prevent Input from 19V :

Adaptor > 13.06V, PQ603B Turn-off
 Adaptor < 13.06V, PQ603B Turn-on

Battery Cell Selection :

BAT_LEARN = 1, Battery discharges
 BAT_ID = 1, 2 Cells; Vadj2 = 0.998V
 => Icharge = 1.477A
 BAT_ID = 0, 4/6 Cells; Vadj2 = 1.648V
 => Icharge = 2.517A

Pre-Charging Mode :

Precharging current = 150mA
 Vadj2 = 168.75mV

Adaptor Max. Current :

PR60=235.8K; Ilimit = 2.170A; 20.615W (9.5V/22W)
 PR60=185.3K; Ilimit = 2.677A; 32.124W (12V/36W)

ACIN Threshold = 1.25V

Adaptor > 10.5V, System Powered by Adaptor
 Adaptor < 10.5V, System Powered by Battery

Battery Charging Voltage :


Vadj3 > 4.1V ==> Vbat = 4.2V /cell
 2.2V > Vadj3 > 1.1V ==> Vbat = 2 * Vadj3 /cell

Battery Charging Current :

4.4V > Vadj2 >= 0V ==>
 Ichg = (Vadj2 - 0.075) / (25 * Rs)



Input Adaptor Max. Current Limit :







Ilimit_current = (Vadj1 - 0.075) / (25 * Rs)



AC_OK = 1, Adaptor is present
 AC_OK = 0, Adaptor is absent







0106 1025

ASUS		Title : Power Latch
ASUSTek Computer INC.		Engineer: Jerry Liu
Size A4	Project Name T91	Rev 1.2G
Date: Tuesday, January 06, 2009		Sheet 57 of 57