


- 01. Block Diagram
- 02. Power Sequence
- 03. Clock Gen_ICS9LPRS427C
- 04. PineView-M_1 (LVDS_DMI_CPU)
- 05. PineView-M_2 (DDR2_XDP_CRT)
- 06. PineView-M_3 (PWR&GND)
- 07. XDP
- 08. Tigerpoint_DMI_USB
- 09. Tigerpoint_SYS
- 10. Tigerpoint_PWR
- 11. DDR2 SODIMM
- 12. DDR2-Termination
- 13. Onboard VGA
- 14. LCD Conn_LID
- 15. SATA SSD
- 16. LAN_AR8132_****
- 17. WLAN
- 18. 3G_CON_****
- 19. Bluetooth
- 20. LED
- 21. CR_AU6433
- 22. USB Port1
- 23. G_Senser_****
- 24. EC_ENE KB3310
- 25. KB_TP
- 26. Fan_debug
- 27. Overclocking
- 28. DUA_CON
- 29. PWR Jack
- 30. Discharge
- 31. Srew Hole
- 32. EMI
- 33. Power Flow
- 34. Power_Charger
- 35. Vcore
- 36. Power System
- 37. Power_+1.8V & VTDDR
- 38. Power_VCCP
- 39. Power_+0.89VS
- 40. Power_+1.5VS_+1.2VS
- 41. Power Latch
- 42. EC Pin Define
- 43. history

1001PX 1.2G

2010_0428_1600

CLOCK GEN
ICS9LPRS427CGLFT


THERMAL CONTROL













<Core Design>

ASUS		Title : Block Diagram	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name	Rev	1.0G
Custom	1001PX		
Date: Friday, June 25, 2010		Sheet	1 of 51

24 For Adapter Mode: (1) -> (2) -> (3) -> (4) -> (5) -> ...
 For Battery Mode: (1) -> (2) -> (3) -> (4) -> (4a) -> (4b) -> (5) -> ...



Signal	S0/S1	S3	S4/S5	Power
VSUS_ON	H	H	Adapter Battery	H L
SUSB_ON	H	L	L	Main
SUSC_ON	H	H	L	DUAL




<Core Design>

ASUS Title: Power Sequence
 ASUSTek Computer INC. Engineer: C. A. Lai

Size	Project Name	Rev
A3	1001PX	1.0G

Date: Friday, June 25, 2010 Sheet 2 of 51










1:Disable
0:Enable

PEREQ1:PCIEx0 & PCIeX1
PEREQ2:PCIEx2 & PCIeX3 & SATA
PEREQ3:PCIEx4 & PCIeX5 & PCIeX6

FS4	Function
H	FIXED PLL (Asynchronous)
L	PCI/PCIEX PLL(synchronize)

C_SATA_SB	CC50	2	1	10PF/50V
C_SATA_SB#	CC51	2	1	10PF/50V
C_LCD_LVDS#	CC54	2	1	10PF/50V
C_LCD_LVDS	CC55	2	1	10PF/50V
STP_PCI#	EG7	2	1	10PF/50V
STP_CPU#	EG10	2	1	10PF/50V
C_PCI_SB_R	CC36	2	1	10PF/50V
FS4	CC37	2	1	10PF/50V
S_SMBDATA	EC14	2	1	10PF/50V
S_SMBCLK	EC15	2	1	10PF/50V
C_DOC_REQ	EC16	2	1	10PF/50V
C_FSLC	CC39	2	1	10PF/50V
C_FSLA	CC40	2	1	10PF/50V
C_48M_R	CC35	2	1	10PF/50V

For RF,EMI



O_DOC1	O_DOC2	Voltage	Status
L	L	2.4-3.3V	Super
L	H	0.5-2.36V	Normal
H	*	0-0.35V	Power saving

<Core Design>

ASUS Title: ICS9LPRS427C
ASUSTek Computer INC. Engineer: C. A. Lai

Size	Project Name	Rev
A3	1001PX	1.0G

Date: Friday, June 25, 2010 Sheet 3 of 51







<http://hobi-elektronika.net>

+3VS I2C to control LCD backlight, Type I/O.


- PVR50 1 2 4.7KOhm LCTL_CLK
- PVR60 1 2 4.7KOhm LCTL_DATA
- TPR83 1 2 4.7KOhm G_DDC_CLK
- TPR64 1 2 4.7KOhm G_DDC_DATA

Reserved for debug

NU1A



Reference voltage. Near PVN side.



<http://hobi-elektronika.net>


<Core Design>

Title : PineView_1

ASUSTek Computer INC. Engineer: C. A. Lai

Size	Project Name	Rev
A3	1001PX	1.0G

Date: Friday, June 25, 2010 Sheet 4 of 51



DDC CLK&DATA need 2.2K Pull up to +3VS(Or may we can use 4.7K);connector side has pull-up resistor.

CPU Sample SKU	ASUS P/N
ES1	01G013070000
ES2	01G013200000
QS	01G013200001
PRQ	01G013200002

Intel confirm only RSTDV9 need stuff 1K resistor.


<Core Design>

Title : PineView_2

ASUSTek Computer INC. **Engineer: C. A. Lai**

Size: A3 Project Name: **1001PX** Rev: 1.0G

Date: Friday, June 25, 2010 Sheet: 5 of 51




NU1F		
A11	VSS1	Z24
A12	VSS2	Z25
A13	VSS3	Z26
A14	VSS4	Z27
A15	VSS5	Z28
A16	VSS6	Z29
A17	VSS7	Z30
A18	VSS8	Z31
A19	VSS9	Z32
A20	VSS10	Z33
A21	VSS11	Z34
A22	VSS12	Z35
A23	VSS13	Z36
A24	VSS14	Z37
A25	VSS15	Z38
A26	VSS16	Z39
A27	VSS17	Z40
A28	VSS18	Z41
A29	VSS19	Z42
A30	VSS20	Z43
A31	VSS21	Z44
A32	VSS22	Z45
A33	VSS23	Z46
A34	VSS24	Z47
A35	VSS25	Z48
A36	VSS26	Z49
A37	VSS27	Z50
A38	VSS28	Z51
A39	VSS29	Z52
A40	VSS30	Z53
A41	VSS31	Z54
A42	VSS32	Z55
A43	VSS33	Z56
A44	VSS34	Z57
A45	VSS35	Z58
A46	VSS36	Z59
A47	VSS37	Z60
A48	VSS38	Z61
A49	VSS39	Z62
A50	VSS40	Z63
A51	VSS41	Z64
A52	VSS42	Z65
A53	VSS43	Z66
A54	VSS44	Z67
A55	VSS45	Z68
A56	VSS46	Z69
A57	VSS47	Z70
A58	VSS48	Z71
A59	VSS49	Z72
A60	VSS50	Z73
A61	VSS51	Z74
A62	VSS52	Z75
A63	VSS53	Z76
A64	VSS54	Z77
A65	VSS55	Z78
A66	VSS56	Z79
A67	VSS57	Z80
A68	VSS58	Z81
A69	VSS59	Z82
A70	VSS60	Z83
A71	VSS61	Z84
A72	VSS62	Z85
A73	VSS63	Z86
A74	VSS64	Z87
A75	VSS65	Z88
A76	VSS66	Z89
A77	VSS67	Z90
A78	VSS68	Z91
A79	VSS69	Z92
A80	VSS70	Z93
A81	VSS71	Z94
A82	VSS72	Z95
A83	VSS73	Z96
A84	VSS74	Z97
A85	VSS75	Z98
A86	VSS76	Z99
A87	VSS77	Z100

VCC = 3.5A
 VCCA = 0.08A
 VCCGFX = 1.38A
 VCCALVDS , VCCDLVDS = 0.06A
 VCCA_DMI = 0.48A
 VCCSFR_DMIMPLL = 0.104A
 VCCA_DDR and VCCACK_DDR = 1.32A
 VCCSM and VCCCK_DDR = 2.27A
 VCCRING_EAST , VCCRING_EAST_WEST , VCC_LGI , VCCD_AB_DPL , VCCD_HMPLL = 0.33A
 VCC_GIO = 0.006A
 VCCSFR_AB_DPL , VCCACRTDAC = 0.154A

Current for PineView

<http://hobi-elektronika.net>



Change Device and PCB footprint of XDP1 to nomask footprint - nomask solution




新 Layout 機種請 XDP Connector 請畫 12G161300311 (w/ 2 through holes)。



<http://hobi-elektronika.net>



-Core Design-

ASUS		Title : XDP	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name	Rev	
A3	1001PX	1.0G	
Date: Friday, June 25, 2010	Sheet	7	of 51




For strapping as Top-block Swap override.

Near Tigerpoint.



STRAP1#/GPIO48 STRAP2#/GPIO17 Routing
 0 1: Flash Cycles Routed to SPI
 1 0: Flash Cycles Routed to PCI
 1 1: Flash Cycles Routed to LPC

USB0	USB CONN
USB1	USB CONN
USB2	USB CONN
USB3	N/A
USB4	Card Reader
USB5	Camera
USB6	Blue tooth
USB7	3G



<Core Design>

ASUS Title : DMI&USB

ASUSTek Computer INC. Engineer: C. A. Lai


Size	Project Name	Rev
A3	1001PX	1.0G

Date: Friday, June 25, 2010 Sheet 8 of 51





CLK 14MHz has a 22ohm resistor near clk Gen.


LDRQ0/1 LFC DMA/master request, ICH7M has internal PU, but we need TPT datasheet

SATA RX, TX all need AC couple and place near Connector side for signal quality. And Traces to them should match length. ICH7M need pull down RX, if no use.




LAD[0:3] INT PU 20K






VCC1_05=0.955A
 VCC1_5 = 1.422A
 VCC3_3 = 0.216A
 VccSUS3_3 = 0.092A
 VccRTC = 6uA
 V5REF = 6mA
 V5REF_SUS = 10mA
 V_CPU_IO = 14mA
 VCCUSBPLL = 10mA
 VccDMIPLL = 24mA
 VccSATAPLL = 45mA



- VSS1 A1
- VSS2 A25
- VSS3 B6
- VSS4 B10
- VSS5 B16
- VSS6 B20
- VSS7 B24
- VSS8 F18
- VSS9 G4
- VSS10 G8
- VSS11 H1
- VSS12 H4
- VSS13 H5
- VSS14 K4
- VSS15 K8
- VSS16 K11
- VSS17 K19
- VSS18 K20
- VSS19 L4
- VSS20 M7
- VSS21 M11
- VSS22 N3
- VSS23 N12
- VSS24 N13
- VSS25 N14
- VSS26 N23
- VSS27 P11
- VSS28 P13
- VSS29 P19
- VSS30 R14
- VSS31 R22
- VSS32 T2
- VSS33 T22
- VSS35 V7
- VSS36 V8
- VSS37 V19
- VSS38 V22
- VSS39 V25
- VSS40 W12
- VSS41 W22
- VSS42 Y2
- VSS43 Y24
- VSS44 AB4
- VSS45 AB6
- VSS46 AB7
- VSS47 AB8
- VSS48 AC8
- VSS49 AD2
- VSS50 AD10
- VSS51 AD20
- VSS52 AD24
- VSS53 AE1
- VSS54 AE10
- VSS55 AE25



<http://hobi-elektronika.net>



<Core Design>

Title : Cover Page



ASUSTek Computer INC. Engineer: C. A. Lai

Size	Project Name	Rev
A3	1001PX	1.0G

Date: Friday, June 25, 2010 Sheet 10 of 51



"新 Layout 機種請考量2nd source / 12G025C2200X 的PCB footprint
 ,以避免2nd DIMM 與週邊零件產生干涉- 2nd source PCB footprint
 與main source size 在DIMM寬度有所不同"



ASUS Logo




Title : DDR2-SO-DIMM

ASUSTek Computer INC. **Engineer:** C. A. Lal

Size	Project Name	Rev
A2	1001PX	1.00

Date: Friday, June 25, 2010 Sheet 11 of 51


⟨⟨D2_MAA[14:0] (5,11)



<http://hobi-elektronika.net>

<Core Design>

ASUS		Title : DDR2-Termination	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name		Rev
A3	1001PX		1.0G
Date:	Friday, June 25, 2010	Sheet	12 of 51




Place close to VGA connector


<http://hobi-elektronika.net>

<Core Design>


ASUS		Title : Onboard-VGA	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name	Rev	
A3	1001PX	1.0G	
Date: Friday, June 25, 2010	Sheet	13	of 51



G_DDC_CLK	GC1	2	1	10PF/50V	X
G_DDC_DATA	GC2	2	1	10PF/50V	X
G_CLKP	GC3	2	1	10PF/50V	Xc0201
G_CLKN	GC4	2	1	10PF/50V	Xc0201
G_DATAP2	GC5	2	1	10PF/50V	Xc0201
G_DATAN2	GC6	2	1	10PF/50V	Xc0201
G_DATAP1	GC7	2	1	10PF/50V	Xc0201
G_DATAN1	GC8	2	1	10PF/50V	Xc0201
G_DATAP0	GC9	2	1	10PF/50V	Xc0201
G_DATAN0	GC10	2	1	10PF/50V	Xc0201
G_NBL_CTRL	GC12	2	1	10PF/50V	X
BL_EN	EC11	2	1	10PF/50V	EMI/X
G_LVDD_EN	EC12	2	1	10PF/50V	EMI/X



	mount	unmount
Panel with SW	/LCDSW/X	/LCDSW
Panel without SW	/LCDSW	/LCDSW/X
Panel backlight 5V	/LCD5V	/LCD19V
Panel backlight 19V	/LCD19V	/LCD5V




<Core Design>

ASUS Title : LVDS Conn_LID

ASUSTek Computer INC. Engineer: C. A. Lai

Size	Project Name	Rev
Custom	1001PX	1.0G


Date: Friday, June 25, 2010 Sheet 14 of 51



<http://hobi-elektronika.net>


<Core Design>

		Title : Light_Sensor
ASUSTek Computer INC.		Engineer: C. A. Lai
Size	Project Name	Rev
A3	1001PX	1.0G
Date: Friday, June 25, 2010		Sheet 15 of 51






<http://hobi-elektronika.net>

-Core Design-

		Title : LAN_AR8132	
ASUSTek Computer INC.		Engineer: <i>C. A. Lai</i>	
Size A3	Project Name 1001PX	Date: Friday, June 25, 2010	Rev 1.0G
Sheet		16	of 51

WIFI use PCIE 1.1 Spec
 +3VS = 1.0A peak / 0.75A Normal
 +1.5VS = 0.5A peak / 0.375A Normal
 +3VSUS = 0.375A peak / 0.25A Normal



<http://hobi-elektronika.net>

<Core Design>

ASUS		Title : WLAN	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size A3	Project Name 1001PX	Rev 1.0G	
Date: Friday, June 25, 2010		Sheet	17 of 51

5

4

3

2

1

D

D

C

C

B


B

A

A

<http://hobi-elektronika.net>

<Core Design>

		Title : 3G CON
ASUSTek Computer INC.		Engineer: C. A. Lai
Size A4	Project Name 1001PX	Rev 1.0G
Date: Friday, June 25, 2010		Sheet 18 of 51



5

4

3

2

1







12/18 12G170030102 change to 12G171010063LV


<http://hobi-elektronika.net>

<Core Design>

		Title : Bluetooth	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size A3	Project Name 1001PX	Rev 1.0G	
Date: Friday, June 25, 2010		Sheet	19 of 51

Mode Scenario	Adapater Mode	Battery Mode
Battery power is between 100%~40%	Orange ON	Green ON
Battery power is between 40%~10%	Orange Blinking Slowly	Green Blinking Slowly
Battery power is less than 10%	Orange Blinking Quickly	Green Blinking Quickly
S3/S5 Mode	Scenario the same as above	OFF








<http://hobi-elektronika.net>

<Core Design>



ASUS		Title : CR AU6433	
ASUSTek Computer INC.		Engineer: Boison_Hung	
Size	Project Name		Rev
A3	1001PX		1.0G
Date: Friday, June 25, 2010	Sheet 21 of 51		



<http://hobi-elektronika.net>

<Core Design>


		Title : USB Port1
ASUSTek Computer INC.		Engineer: <i>C. A. Lai</i>
Size A3	Project Name 1001PX	Rev 1.0G
Date: Friday, June 25, 2010	Sheet 22 of 51	



<http://hobi-elektronika.net>

<Core Design>

		Title : G_Senser
ASUSTek Computer INC.		Engineer: C. A. Lai
Size A3	Project Name 1001PX	Rev 1.0G
Date: Friday, June 25, 2010		Sheet 23 of 51




<http://hobi-elektronika.net>


<Core Design>

ASUS		Title : EC ENE KB3310	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name	Custom	Rev
Size	1001PX	1001PX	1.0G
Date: Friday, June 25, 2010	Sheet	24	of 51


For Keyboard Connector



(24) O_KSO[0..15] <<<
(24) O_KSI[0..7] >>>





For Touch-Pad



<http://hobi-elektronika.net>

<Core Design>


ASUS		Title : KB_TP
ASUSTek Computer INC.		Engineer: C. A. Lai
Size A3	Project Name 1001PX	Rev 1.0G
Date: Friday, June 25, 2010	Sheet 25 of 51	



<http://hobi-elektronika.net>

<Core Design>



		Title : Fan_Debug	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size	Project Name		Rev
A3	1001PX		1.0G
Date:	Friday, June 25, 2010	Sheet	26 of 51







<http://hobi-elektronika.net>

<Core Design>

ASUS		Title : SPI_ROM
ASUSTek Computer INC.		Engineer: <i>C. A. Lai</i>
Size A4	Project Name 1001PX	Rev 1.0G
Date: Friday, June 25, 2010		Sheet 27 of 51




12/14 add Lan
12/15 pin50 change C_LAN_25M
12/21 follow up IO pin




<http://hobi-elektronika.net>

<Core Design>

		Title : DUA_CON	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size A3	Project Name 1001PX	Rev 1.0G	
Date: Friday, June 25, 2010	Sheet 28	of 51	













<http://hobi-elektronika.net>

<Core Design>


ASUS		Title : Discharge	
ASUSTek Computer INC.		Engineer: C. A. Lai	
Size A3	Project Name 1001PX	Rev 1.0G	
Date: Friday, June 25, 2010	Sheet	30	of 51



<http://hobi-elektronika.net>

<Core Design>


ASUS [®]		Title : Srew Hole
ASUSTek Computer INC.		Engineer: C. A. Lai
Size	Project Name	Rev
A3	1001PX	1.0G
Date: Friday, June 25, 2010	Sheet 31	of 51



<http://hobi-elektronika.net>

<Core Design>

		Title : EMI	
ASUSTek Computer INC.		Engineer: <i>C. A. Lai</i>	
Size A3	Project Name 1001PX	Rev 1.0G	
Date: Friday, June 25, 2010	Sheet	32	of 51



(LDO)

(SWITCH)

(Controller)



<http://hobi-elektronika.net>

<Core Design>

ASUS Title : POWER FLOW

ASUSTek Computer Inc. Engineer: Justin_Lee

Size	Project Name	Rev
Custom	1001PX	1.0G
Date: Friday, June 25, 2010	Sheet	33 of 51





VREF = 5.0V
 $F_{osc}(KHz) = 17000 / RT (KOhm) = 17000 / 33K = 515K$
 Soft start: $t_s(s) = 0.13 * CS (uF) = 0.13 * 0.1 = 0.013$
Adaptor Max. Current :
 34.50W (19V/40W)
ACIN Threshold = 1.25V
 Adaptor > 16.08V, System Powered by Adaptor
 Adaptor < 16.08V, System Powered by Battery

排阻編號更改
 ACOK#Pull
 High改Vmid

Battery Charging Voltage :
 $V_{adj3} > 4.1V \implies V_{bat} = 4.2V / cell$
 $2.2V > V_{adj3} > 1.1V \implies V_{bat} = 2 * V_{adj3} / cell$
Battery Charging Current :
 $4.4V > V_{adj2} \geq 0V \implies I_{chg} = (V_{adj2} - 0.075) / (25 * R_s)$
Input Adaptor Max. Current Limit :
 $I_{limit_current} = (V_{adj1} - 0.075) / (25 * R_s)$
 $V_{adj1} = 5 * (90.9) / (510 + 90.9) = 0.756V$
 $I_{limit_current} = (0.756 - 0.075) / (25 * 15m) = 1.816A$
 $19V * 1.816A = 34.50W$

<http://hobi-elektronika.net>





+V CORE / 3.5A

- Power stage**
- I/P Current:**
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.89 \text{ A}$
 - Ripple Current:**
Ripple=3A
 - Ripple Voltage:**
Ripple=ripple*ESR=13.5mV
 - Dynamic:**
Ipeak=8.5A
ESR=5mohm
V=40mV
 - Inductor Spec:**
I sat=14 A
I dc =8 A
DCR=18 mohm (type) / 20
Inductor Spec:
H-side and L-side MOSFET:RJK0355
Rd(on)=11.8mOhm (Vgs=4.5V)
Icont=30A (T=25)
Ipeak=120A (Pause<10us)
Td(on)=6.9ns

- Controller**
- Voltage & Current:**
+VCORE=1.2V/8.5A
 - Frequency:**
Ton=399ns
Rton=150kohm
Fsw=300KHZ
 - OCp:**
DCR*I_{max}*PR235/(PR232+PR235)=125mV
I_{max}=16A
 - On time:**
Ton=Tsw*(Vfb+0.075)*Vin=354ns
 - LoadLine:**
Rcs=R2/(R1+R2)*Rdcr
=5mohm

	Mount	Unmount
VCCP only	/S	/D
VCCP & VCORE	/D	/S





<http://hobi-elektronika.net>

-Core Design-

ASUS **Title : POWER_VCORE**

ASUSTek COMPUTER INC. NB **Engineer: Justin_Lee**


Size	Project Name	Rev
C	1001PX	1.2G
Date: Friday, June 25, 2010	Sheet	35 of 51



<Core Design> Power +5VSUS&+3VSUS&+12VSUS


ASUS		Title :	
ASUSTek Computer INC.		Engineer: Justin_Lee	
Size	Project Name		Rev
A3	1001PX		1.2G
Date:	Friday, June 25, 2010	Sheet	36 of 51

For USB Insert And Remove Protection
<http://hobi-elektronika.net>




<http://hobi-elektronika.net>

PM_LEVELDOWN#	CPU_LEVELDOWN	Voltage
L	L	1.725V
H	L	1.79V
H	H	1.901V
L	H	1.803V




ASUS Title : +1.8V & VTTDDR
 ASUSTek Computer INC. Engineer: Justin_Lee
 Size Project Name
 A3 1001PX Rev 1.2G
 Date: Friday, June 25, 2010 Sheet 37 of 51



+VCCP / 8A

+0.89VS / 1.38A



PM_LEVELDOWN#	CPU_LEVELDOWN	Voltage	Status
L	L	1.059V	N/A
L	H	1.111V	Power Saving
H	H	1.121V	Normal


<http://hobi-elektronika.net>

<Core Design>


Title : +VCCP

ASUSTek Computer INC. **Engineer: Justin_Lee**

Size	Project Name	Rev
A3	1001PX	1.2G
Date: Friday, June 25, 2010	Sheet 38 of 51	




+V CORE / 3.5A




<Core Design>

ASUS Title: **+0.89VS&+3VS&+5VS**
 ASUSTek Computer INC. Engineer: **Justin_Lee**

Size	Project Name	Rev
Custom	1001PX	1.2G
Date: Friday, June 25, 2010	Sheet	39 of 51



PM_LEVELDOWN#	CPU_LEVELDOWN	Voltage
L	L	1.415V
H	L	1.495V
H	H	1.548V
L	H	1.468V




<http://hobi-elektronika.net>

<Core Design>




ASUS Title : +1.5VS&+1.2VS
 ASUSTek COMPUTER INC. NB Engineer: Justin_Lee

Size	Project Name	Rev
A3	1001PX	1.2G
Date: Friday, June 25, 2010		Sheet 40 of 51




+3V_PL

For Power Latch



ADP_IN







V1.2 For ADP power latch

Power Latch table :

BAT	A/D_DOCK_IN	Mode
1	X	BAT /X
0	1	ADP, BAT
0	0	ADP /X

RT8205CGQW



<Core Design>

ASUS Title : Power Latch
 ASUSTek Computer INC. Engineer: River_Hsu

Size	Project Name	Rev
A4	1005P	1.2G

Date: Friday, June 25, 2010 Sheet 41 of 51