



UM8B DIS SYSTEM DIAGRAM





+3V/+5V	PG.34
+1.05V/+1.8V	PG.36
CPU Core	PG.39
VGA Core/+1.1V	PG.38
+1.5V/+0.75V	PG.35
+1.05VTT	PG.37
UMA VGACORE	
Charger	PG.33



14.318MHz
CLOCK GEN
PG.2



Check CLK P/N and footprint









SLG: SLG8SP590VTR Seligo QPN: AL8SP590000
 SLG: SLG8SP585VTR Seligo QPN: AL8SP585000
 RSC: RTM875N-632-VB-GRT Realtek QPN: AL000875002


Quanta Computer Inc.
 PROJECT : UM8B DIS

Size Document Number
 Date Wednesday, February 10, 2010 Sheet 2 of 46
Clock Gen(9LRS3197)/HOLES Rev 1A

DPLL_REF_SSCLK/DPLL_REF_SSCLK#: Embedded Display Port PLL Differential Clock in.

DPLL_REF_SSCLK	DIS	UMA
DPLL_REF_SSCLK#	GND	PCH






Quanta Computer Inc.

PROJECT : UM8B DIS

Size	Document Number	Rev
	PROCESSOR 1/4(HOST&PEX)	1A
Date: Wednesday, February 10, 2010		Sheet 3 of 46

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



DM signals are not present on Clarkfield processor. All DM signal can be left as NC on Clarkfield and connect directly to GND on So-DIMM side for Clarkfield design only

Channel A DQ[15,32,48,54], DM[5]
Requires minimum 12mils spacing with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]
Requires minimum 12mils spacing with all other signals, including data signals.

Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	PROCESSOR 2/4(DDR)	1A
Date:	Wednesday, February 10, 2010	Sheet 4 of 46

Name different with power

+VCC_CORE

Table listing components (C491, C490, C92, C70, C521, C125, C103, C121, C126, C77, C124, C129, C78, C488, C505, C445, C520, C80, C516, C122, C515, C489, C120, C117, C522, C518, C108, C123, C446, C18) and their connections to various power rails.

Table listing power rails and their connections to various pins (VTT0_1, VTT0_2, VTT0_3, etc.) and components (AH14, AH12, AH11, etc.).

1.1V RAIL POWER



CPU CORE SUPPLY

CPU VIDS

SENSE LINES

IC_AUB_CFD_PGA_R1P0

18A



VTT Rail Values are Auburndal VTT=1.05V Clarksfield VTT=1.1V

VTT_SELECT: High level 1.05V for Auburndale Low level 1.1V for Clarksfield

vcc_sense & vss_sense: SC(V1.0)P19 100- iik pull-down to GND near processor

VSS_SENSE_VTT: SC(V1.0)P20 Connect VSS_SENSE_VTT to GND or can be left floating. Note: CRB has the VSS_SENSE_VTT floating.

PROC_DPRSPLPVR: SC(V1.0)P19: It is important to have the resistor stuffing options in the design for the Turbo functionality. The stuffing and no-stuffing of the resistors will depend on the POC configuration of AUB and CPU

CRB(V1.0)P67: uses 1K pull-up and pull-down resistors CRB default setting is '1'

0525 Steg : As an option, VTT_SENSE pin on the processor can be left floating. But the platform needs to have the FB (feedback) pin of the VR tied to the VTT plane regulation.

Please note that +VCC_GFX_CORE should be 1.05V in Auburndale

U14G

Table listing components (AT21, AT19, AT18, etc.) and their connections to various pins (VAXG1, VAXG2, etc.).

GRAPHICS

FDI

PEG & DMI

POWER


SENSE LINES

GRAPHICS VIDS

DDR3 - 1.5V RAILS


1.1V

1.8V



Pop it when Arrandale Graphics disable.

2A




HFM_VID : Max 1.4V LFM_VID : Min 0.65V




AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

<http://laptop-motherboard-schematic.blogspot.com/>



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0 , 14 -> 1


Quanta Computer Inc.
PROJECT : UM8B DIS

Size: Document Number
PROCESSOR 4/4 (GND) Rev 1A


Date: Wednesday, February 10, 2010 Sheet 6 of 46

INVRMEN - Integrated SUS 1.1V VRM Enable High - Enable Internal VRs

IBEX PEAK-M (HDA,JTAG,SATA)



UMA CRT, LVDS&HDMI signals IBEX PEAK-M (LVDS,DDI)



Flash Descriptor Security Override

GPIO33	Low = Enabled High = Disabled
--------	----------------------------------

R245 1 2 *1K_NC PCH_GPIO33

(Internal 20K/F pull high to +3.3V_RUN)

Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.

1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k) to +V3.3.

R411 10KJ_4 SATA_LED#

Serial ATA LED: This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc3_3 is required.

iTPM ENABLE/DISABLE

+3.3V_RUN

R208 *1K_NC/ SPI_SI

TPM Function	
Enable	Mount
Disable	NC (Default)

For AUDIO

25,31 ACZ_RST# AUDIO R229 33J_4 ACZ_RST#

31 ACZ_SYNC_AUDIO R234 33J_4 ACZ_SYNC

31 ACZ_BITCLK_AUDIO R231 33J_4 ACZ_BITCLK

+3.3V_RUN R412 *1K_F_4_NC ACZ_SPKR

No Reboot strap.

SPKR	Low = Default High = No Reboot
------	-----------------------------------

3mA RTC

+RTC_CELL

R443 20K/F_4 C582 1U/6.3V/X5R RTC_RST#

R428 20K/F_4 C583 1U/6.3V/X5R SRTC_RST#

R427 1M/J_4 SM_INTRUDER#

+3.3V_SUS Res. of TDI near PCH

R416 200_NC R418 200_NC R420 200_NC R422 200_NC



R417 100_NC R419 100_NC R421 100_NC R423 100_NC

R415 51/J_4 PCH_JTAG_TCK_BUF



NC all Res. when PCH is production stage.

Res. of TDO PCH ES1 stage : NC PCH ES2 stage : pop

Note : Only pop when PCH is production stage & need "JTAG boundary Scan". Remember to depop XDP side Res.



IBEX PEAK-M (PCI-E,SMBUS,CLK)






Quanta Computer Inc.
 PROJECT : UM8B DIS

Size	Document Number	Rev
	PCH 2/5 (PCIe, SMBUS, CK)	1A
Date:	Wednesday, February 10, 2010	Sheet 8 of 46

IBEX PEAK-M (PCI,USB,NVRAM)

IBEX PEAK-M (DMI,FDI,GPIO)





A16 swap override Strap/Top-Block Swap Override jumper

GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-------	---

Boot BIOS Strap

GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI




DMI Termination Voltage

NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH
--------	---

+1.8V_RUN
NV_ALE R211 *1K NC/
NV_CLE R214 *1K NC

Danbury Technology Enabled

NV_ALE	High = Enable Low = Disable
--------	--------------------------------







Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	PCH 3/5 (PCI,ONFI,USB,DMI)	1A
Date:	Wednesday, February 10, 2010	Sheet 9 of 46

IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)

IBEX PEAK-M (GND)



WWAN_RADIO_DIS# 1-X High = Strong (Default)

BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.


BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3.
CRB(V1.0)P28: It has 1K PU and 100 ohm on this net for validation purpose.

Quanta Computer Inc.
PROJECT : UM8B DIS

Size Document Number Rev 1A

PCH 4/5 (GPIO & Strap)


Date: Wednesday, February 10, 2010 Sheet 10 of 46



<http://laptop-motherboard-schematic.blogspot.com/>



Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	PCH 5/5 (POWER)	1A
Date:	Wednesday, February 10, 2010	Sheet 11 of 46



The EVENT# pin is reserved for use to flag critical module temperature. A resistor may be connected from EVENT# bus line to Vddspd on the system planer to act as a pullup. (DDR3 DS REV0.5)

for S3 power reduction





M2 VREF

Remove M2 VREF Function
Intel Design Guidel.5 had remove M2 VREF (I2C programble VREF)


M3 => support for Clarkfield processor

Place these Caps near So-Dimm0.
Some Projects replace 10uF 0805 by 4.7uF 0603
It can cost down 30%




Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	DDR3 DIMM-0	1A
Date:	Wednesday, February 10, 2010	Sheet 12 of 46



SO-DIMMB SPD Address is 0XA4
SO-DIMMB TS Address is 0X34

Place these Caps near So-Dimm1.
Some Projects replace 10UF 0805 by 4.7UF 0603
It can cost down 30%




Remove M2 VREF Function
Intel Design Guidel.5 had remove M2 VREF (I2C programable VREF)

M3 => support for Clarkfield processor


Wait Victor check

for arrandal nc, for clesfied connect



Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Wednesday, February 10, 2010	Sheet 13 of 46




Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	Madison PCIE I/F	1A
Date:	Wednesday, February 10, 2010	Sheet 14 of 46







Memory Straps		R342	R340	R341	R339
		RAM TYPE_CFG3	RAM TYPE_CFG2	RAM TYPE_CFG1	RAM TYPE_CFG0
800 MHz 1Gb(64M*16) Hynix_Orion die	H5TQ1G63BFR-12C	0	0	0	0
800 MHz 1Gb(64M*16) Samsung_E die	K4W1G1646E-HC12	0	0	0	1
800 MHz 1Gb(128M*16) Hynix_Orion die	H5TQ2G63BFR-12C	0	0	1	0
800 MHz 1Gb(128M*16) Samsung_E die	K4W2G1646E-HC12	0	0	1	1
		0	1	0	0
		0	1	0	1

Note : Required Frequency = 800 MHz







(GPIO_19_CTF)
Critical temperature fault (active high) CTF will output 3.3 V if the on-die temperature sensor exceeds a critical temperature so that the motherboard can protect the ASIC from damage by removing power.

- GPU Power-on sequence**
- 1 => +3V_D
 - 2 => +1.5V_GPU = +1.5V_RUN
 - 3 => +VGPU_CORE
 - 4 => +VGPU_IO
 - 5 => +1V = +1.0V_GFX_PCIE
 - 6 => +1.8V_GPU = +1.8V_RUN_GFX
 - 7 => dGPU_PWROK



STRAPS	PIN	DESCRIPTION	SET
TX_PWRS_ENB	GPIO0	PCIe FULL TX OUTPUT SWING 0 = 50% Tx output swing 1 = Full Tx output swing	0
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0 = Disable ; 1 = Enable	0
BIF_GEN2_EN_A	GPIO2	0 = Advertises the PCIe device as 2.5 GT/s capable at power-on. 1 = Advertises the PCIe device as 5.0 GT/s capable at power-on.	0
GPIO_5_AC_BATT (M96-M2)	GPIO5	1 = AC (Performance mode) 0 = Battery saving mode	0
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller	0
BIOS_ROM_EN	GPIO22	Enable external BIOS ROM device 0 = Disable ; 1 = Enable	0
AUD[1] AUD[0]	VGAAVSYNC VGVAVSYNC	AUD[1:0]: 00 - No audio function; 01 - Audio for DisplayPort only; 10 - Audio for DisplayPort and HDMI if dongle is detected; 11 - Audio for both DisplayPort and HDMI.	11
VIP_DEVICE_STRAP_EN	VGVAVSYNC2	VIP Device Strap Enable 0 = Disable ; 1 = Enable	0
BIOS_ROM_EN (Internal pull down)	GPIO_22_ROMCSB	1 = Enable external BIOS ROM device 0 = Disable external BIOS ROM device	0





PowerXpress control signal for Madison and Park only
If not used, can be disconnected. (AL21 pin)

PX_EN = LOW, turn on
PX_EN = HIGH, turn off

Reserve for PX_EN
for Park and Madison

Pin AL21 to Ground for Broadway

UM8B POP 0 ohm
UM9 DE-POP 0 ohm
0918 check


from 47132 DS 1.01 XO_IN and XO_IN2
need connect to GND if these aren't used

Quanta Computer Inc.
PROJECT : UM8B DIS

Size Document Number
Madison Power

Date: Wednesday, February 10, 2010 Sheet 16 of 48

!!!
For M96/92, DPx_VDD10 = 1.1V
For M97 DPx_VDD10 = 1.0V




(1.8V @ 400mA DPE_VDD18; 200mA for DPE/DPF respectively)

DPE & DPF for LVDS


(1.1V @ 200mA DPE_VDD10; 100mA for DPE/DPF respectively)

UM8 POP 0 ohm
UM9 DE-POP 0 ohm
0918 check



from 47132 DS 1.01 XO_IN and XO_IN2
need connect to GND if these aren't used

216-0729051(M96-M2 XT)









- AK35 TXCLK_UP_DPF3P
- AL36 TXCLK_UN_DPF3N
- AJ38 TXOUT_U0P_DPF2P
- AK37 TXOUT_U0N_DPF2N
- AH35 TXOUT_U1P_DPF1P
- AJ36 TXOUT_U1N_DPF1N
- AG38 TXOUT_U2P_DPF0P
- AH37 TXOUT_U2N_DPF0N
- AF35 TXOUT_U3P
- AG36 TXOUT_U3N
- AP34 LCD ACLK+
- AR34 LCD ACLK-
- AW37 LCD A0+
- AU35 LCD A0-
- AR37 LCD A1+
- AU39 LCD A1-
- AP35 LCD A2+
- AR35 LCD A2-
- AN36 TXOUT_L3P
- AP37 TXOUT_L3N

216-0729051(M96-M2 XT)

Quanta Computer Inc.
PROJECT : UM8B DIS

Size Document Number
Date: Wed, 14 Feb 2010 17:00:00 Sheet 17 of 46

Madison_DP_POWER Rev 1A



NC for GFX Park portion


For Park, Madison production version ASIC is need removed workaround.

Park pre-production build could get the "ENG" marking.

Madison
- date codes up to 0941 are NOT Production Samples
- date codes from 0942 and up are Production Samples

DDR3/GDDR3 Memory Stuff Option


MVDDQ	GDDR3	DDR3
	1.5V/1.8V	1.5V
Ra	40.2R	40.2R
Rb	100R	100R



Memory address bus for channel x0. Provides multiplexed row and column addresses. For 128-Mbit x16 DDR3 support, MAx13 is supported on ADMx0_8. (128x16x4/8=1024)

Normal for NC, POP for test C3513, C3514, R3519 and R3515

ADM1032-1 => Hex 4C (1001 100) AL001032001
ADM1032-2 => Hex 4D (1001 101) AL001032002





Designator	For M97-M2	For Madison
R272	10K	10K
R271	0R/Short	680R
R273	NC	NC
C408	2.2nF	68pF

Quanta Computer Inc.
PROJECT : UM8B DIS
Rev 1A
Date: Wednesday, February 10, 2010 18 of 46



CHECK PN

DDR3 64MX16, CH A : 512MB



18 VMA_DQ[0..63] <-> VMA DQ[0..63]
 18 VMA_MA[0..13] <-> VMA MA[0..13]
 18 VMA_WDQS[0..7] <-> VMA WDQS[0..7]
 18 VMA_RDQS[0..7] <-> VMA RDQS[0..7]
 18 VMA_DM[0..2] <-> VMA DM[0..2]
 18 VMA_BA[0..2] <-> VMA BA[0..2]

VMA_CLKP0 R194 *56_4_Park C315 *0.01U/16V/X7R_4_Park
 VMA_CLKN0 R193 *56_4_Park
 VMA_CLKP1 R189 *56_4_Park C310 *0.01U/16V/X7R_4_Park
 VMA_CLKN1 R190 *56_4_Park





NC for GFX Park portion

Samsung: AKD5LGGT505
 Hynix: AKD5LZGTW03


<http://laptop-motherboard-schematic.blogspot.com/>







Quanta Computer Inc.
 PROJECT : UM8B DIS
 Madison_DDR3_A_512M
 Date: Wednesday, February 10, 2010 Sheet 19 of 46



Placement has to be close to VRAM





Quanta Computer Inc.
 PROJECT : UM8B DIS
 Size Document Number
Madison_DDR3_B_512M
 Date: Wednesday, February 10, 2010 Sheet 20 of 46 Rev 1A

		Quanta Computer Inc.
		PROJECT : UM8B DIS
Size	Document Number	Rev
	Blank	1A
Date:	Wednesday, February 10, 2010	Sheet 21 of 46





Quanta Computer Inc.
PROJECT : UM8B DIS



Size	Document Number	Rev
	LCD CONN	1A
Date: Wednesday, February 10, 2010	Sheet 22 of 46	




Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Rev
	Card Reader(RST5138)	1A
Date:	Wednesday, February 10, 2010	Sheet 23 of 46





Charge and BAT
PCH
LAN, Clock
Thermal IC



ITE8502E LQFP-128L

KEYBOARD

ADC/DAC

PWM

IR/UART

LPC

SMBUS

LPC/FWH FLASH

EGPC

PS/2

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO

GPIO
















GPIO

GPIO

GPIO

GPIO

GPIO



Check


Board ID Straps

BID1	USB_RIGHT_EN#	UM8(UMA)	UM8C(Dis)
0	0	SSI(X00)	SSI(X00)
1	1	PT(X01)	PT(X01)
0	0	ST(X02)	ST(X02)
1	1	OT(A00)	OT(A00)
0	0	(A01)	(A01)


LCD SIZE_ID (99)	LCD SIZE_ID2 (107)
13"	0
14"	0
15"	1
17"	0

For EC 8Mbit (1M Byte)

2nd source:AKE3GZN0N0




RTC BATTERY



For PCH


32Mbit (4M Byte)

2nd source:AKE39ZP0N0




eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





USB and eSATA Conn.





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




Support Dell BT365 (Little Stone) module

Bluetooth BTB Conn




SATA Connector.




+3.3V_RUN Place caps close to connector.




+5V_RUN Place caps close to connector.




ODD Connector



+5V_RUN Place caps close to connector.




Touch Pad







KEYBOARD CONNECTOR

Top side


25 KSO[0..16]
25 KSI[0..7]




100P CAPS CLOSE TO JKB1



FAN CONTROL




Place under CPU 10/20mils



1. Place C160 close to EM1422
 2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)
if use 2200pF for C160, then C518 should be dummy

ADM1032-1 => Hex 4C (1001 100) AL001032001
ADM1032-2 => Hex 4D (1001 101) AL001032002




UM7 change this pin to H_VTTPWRGD

OTP 85 degree C




SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#						
4.7K	77°C	83°C	89°C	95°C	101°C	107°C
6.8K	78°C	84°C	90°C	96°C	102°C	108°C
10K	79°C	85°C	91°C	97°C	103°C	109°C
15K	80°C	86°C	92°C	98°C	104°C	110°C
22K	81°C	87°C	93°C	99°C	105°C	111°C
33K	82°C	88°C	94°C	100°C	106°C	112°C




need update the qpn and part description
footprint is right



Check P/N and footprint





To CRT board




Int. Stereo Speakers
5V / 4 Ohm / 2W



Check PWRGD Voltage





Continuous current : 11A
Rds(on) : 18mohm


Continuous current : 11A
Rds(on) : 18mohm


RDS (ON) = 26m ohm

Max Charging current setting 4.5A

+VCHGR
Control IC: ISL88731A
H/S MOSFET: AON7410AOS, Qg=6.1nC, Rds(on)=26mohm, PD=3.1W
L/S MOSFET: AON7410(AOS), Qg=6.1nC, Rds(on)=26mohm, PD=3.1W
Inductor: 6.8uH +/-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=21mohm
Output Cap: 2*10u 25V(+/-10%,X6S,1206)

<http://laptop-motherboard-schematic.blogspot.com/>

 Quanta Computer Inc. PROJECT : UM8B DIS		Size	Document Number	Rev
				1A
Charger				
Date:	Wednesday, February 10, 2010	Sheet	33	of 44



+5V_SUS
Fs=200K
TDC : 7.8A
OCP : 11.1A

+3.3V_ALW
Fs=250K
TDC : 6.38(UMA) ; 7.6A(DIS)
OCP : 9.11(UMA) ; 10.9A(DIS)

+3.3V_ALW
Control IC: RT8206B
H/S MOSFET: FDMC8884(Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W
L/S MOSFET: FDMC8296(Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W
Inductor: 3 3.3UH,30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
Output Cap: 1*330U,6.3V(20%ESR17,7343)


+3.3V_ALW
Control IC: RT8206B
H/S MOSFET: FDMC8884(Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W
L/S MOSFET: FDMC8296(Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W
Inductor: 3 3.3UH,30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm
Output Cap: 1*330U,6.3V(20%ESR17,7343)

Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz

Quanta Computer Inc.
PROJECT : UM8B DIS


Size	Document Number	Rev
	3V/5V	1A
Date	Wednesday, February 10, 2010	Sheet
		34 of 44

+0.75V_DDR_VTT
TDC : 0.7A




FB	VDDQSNS	VTT&VTTREF
VDDP	+1.8V	VDDQ/2
GND	+1.5V	VDDQ/2

$$VOUT = (1 + R1/R2) * 0.75$$




close to PR56




close to PR55

Place these CAPS close to MOSFETS



+1.5V_SUS
TDC : 13.65A
OCP: 19.5A
Frequency : 280KHz

+1.5V_SUS
Control IC: RT8207A
H/S MOSFET: FDMC7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
L/S MOSFET: FDMC7672(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
Inductor: 1.0UH 20% 28A(EP11004H-1ROM-K01)(TTA), DCR=2.8mohm
Output Cap: 1*330U, 2.5V(20%, 105C, 3528), ESR=9mohm



+1.05V_PCH
Fs=280K
TDC : 4.816A
OCp: 7A

+1.05V_PCH
 Control IC: RT8209A
 H/S MOSFET: AON7410 (AOS), Qg=6.1nC, Rds(on)=26mohm, PD=3.1W
 L/S MOSFET: AON7410 (AOS), Qg=14nC, Rds(on)=17.5mohm, PD=3.1W
 Inductor: 1.5uH+-20% 9A (10D40F-1R5M) (TTA), DCR=10.5mohm
 Output Cap: 1*330U, 2.5V (20%, 105C, 3528), ESR=9mohm

+1.8V_RUN
TDC : 1.2A
+1.8V_RUN for CPU and PCH


$V_o = 0.75 (R1 + R2) / R2$


RoHS issue

32 1.05VPCH_PWRGD
 22,25,35,37,40 RUN_ON
 22,25,35,37,40 RUN_ON

Change PR120 to 1 ohm 11/23
 SI modify
 Change PR106 to 4.02K for output voltage level 11/17

close to output Cap
 SJ13


 Quanta Computer Inc. PROJECT : UM8B DIS		Size	Document Number	Rev
			1.05V_PCH	1A
Date	Wednesday, February 10, 2010	Sheet	36 of 44	



+1.05V_VTT
 Frequency : 300KHz
 TDC : 12.64A
 OCP : 18.06A

+1.05V_VTT
 Control IC: RT8209A
 H/S MOSFET: FDMC7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDMC7672(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 1.00H 20% 28A(EPI1004H-1R0M-K01)(TTA), DCR=2.8mohm
 Output Cap: 1*330U, 2.5V(20%, 105c, 3528), ESR=9mohm

$$V_o = 0.75 (R1+R2) / R2$$



+VCC_GFX_CORE
 Fs=220K
 TDC : 22A
 OCP:30.8A

+VCC_GFX_CORE_M92

+VCC_GFX_CORE
 Control IC: RT208A
 H/S MOSFET: FDMOS7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W
 L/S MOSFET: FDMOS310S(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W
 Inductor: 0.36UH 20% 28A(EPI1004H-1R0M-K01)(TTA), DCR=2.8mohm
 Output Cap: 2*330U, 2.5V(20%, 105C, 3528), ESR=9mohm

For M96-LP:


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.0V
HIGH	HIGH	1.05V(N/A)

For Park-XT:


GFX_CORE_CNTRL0	GFX_CORE_CNTRL1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
LOW	HIGH	1.07V(N/A)
HIGH	HIGH	1.12V

Change List:


For Park-XT:	For M96-LP:
PR151:52.3K	PR151:90.9K
PN:CS35232FB10	PN:CS39092FB11
PR79:196K	PR79:133K
PN:CS41962FB01	PN:CS41332FB06



+1.0V_GFX_PCIE
 TDC : 1.55A











+1.8V_RUN_GFX
 TDC : 1.254A



+VCC_CORE
Fs=300K
TDC : 48A
OCp : 64A

+VCC_CORE
 Control IC: ADP3212
 H/S MOSFET: FDM57692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W
 L/S MOSFET: FDM50310S(Fairchild), Qg=84nC, Rds(on)=2.7mohm, PD=2.5W
 Inductor: 0.36uH +/-20% 45A(MP0104F-R36H1)(Delta), DCR=0.89mohm
 Output Cap: 4*330U 2V(20%,ESR=6,7343,H1.9)








need update the footprint for DC-IN at PT

Quanta Computer Inc.
PROJECT : UM8B DIS

Size	Document Number	Batt & DC-IN	Rev
			1A
Date:	Wednesday, February 10, 2010	Sheet	41 of 44







only for UM8B DIS

GPU THERMAL


UM8B_X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)






<http://laptop-motherboard-schematic.blogspot.com/>


Quanta Computer Inc.
 PROJECT : UM8 UMA
POWER SEQUENCE
 Date: Wednesday, February 10, 2010 Sheet 44 of 46
 Rev 1A


Power Design Block Diagram









<http://laptop-motherboard-schematic.blogspot.com/>



CPU








VGA




6, 7

19




NUTE need add footprint in this

UM8B_X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)



<http://laptop-motherboard-schematic.blogspot.com/>

 Quanta Computer Inc. PROJECT : UM8 UMA		Rev 1A
Size	Document Number	POWER SEQUENCE