








# UM8 UMA SYSTEM DIAGRAM





PDC (Power Cap quantities follow UM3)

**Check CLK P/N and footprint**








**Quanta Computer Inc.**  
 PROJECT : UM8 UMA

Size	Document Number	Rev
	<b>Clock Gen(9LRS3197)/HOLES</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 2 of 46

DPLL\_REF\_SSCLK/DPLL\_REF\_SSCLK#:  
Embedded Display Port PLL Differential Clock in.

DPLL_REF_SSCLK	DIS	UMA
DPLL_REF_SSCLK#	GND	PCH


03



**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
	<b>PROCESSOR 1/4(HOST&amp;PEX)</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 3 of 46

# AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
	PROCESSOR 2/4(DDR)	1A
Date:	Wednesday, February 10, 2010	Sheet 4 of 46

Name different with power

+VCC\_CORE

C308	*22U6.3V 8/X5R	NC334	VCC1
C329	22U6.3V 8/X5R	AG34	VCC2
C104	*22U6.3V 8/X5R	NC332	VCC3
C102	22U6.3V 8/X5R	AG31	VCC4
C116	22U6.3V 8/X5R	AG30	VCC6
C128	22U6.3V 8/X5R	AG29	VCC7
C328	22U6.3V 8/X5R	AG28	VCC8
C117	22U6.3V 8/X5R	AG27	VCC9
C306	*22U6.3V 8/X5R	NC326	VCC10
C319	*22U6.3V 8/X5R	NC35	VCC11
C125	22U6.3V 8/X5R	AE34	VCC12
C97	22U6.3V 8/X5R	AE33	VCC13
C103	*10U6.3V 8/X5R	NC32	VCC14
C330	10U6.3V 8/X5R	AE31	VCC15
C325	*10U6.3V 8/X5R	NC30	VCC16
C305	10U6.3V 8/X5R	AE29	VCC17
C118	*10U6.3V 8/X5R	NC28	VCC18
C307	10U6.3V 8/X5R	AE27	VCC19
C326	10U6.3V 8/X5R	AE26	VCC21
C119	10U6.3V 8/X5R	AD35	VCC20
C333	10U6.3V 8/X5R	AD34	VCC22
C320	10U6.3V 8/X5R	AD33	VCC23
C115	*10U6.3V 8/X5R	NC32	VCC24
C38	10U6.3V 8/X5R	AD31	VCC25
C318	*10U6.3V 8/X5R	NC30	VCC26
C332	10U6.3V 8/X5R	AD29	VCC27
C105	*10U6.3V 8/X5R	NC28	VCC28
C122	*10U6.3V 8/X5R	NC27	VCC29
C304	*470U NC	AD26	VCC30
C296	*470U NC	AC34	VCC31
		AC33	VCC32
		AC32	VCC33
		AC31	VCC34
		AC30	VCC35
		AC29	VCC36
		AC28	VCC37
		AC27	VCC38
		AC26	VCC40
		AA35	VCC41
		AA34	VCC42
		AA33	VCC44
		AA32	VCC45
		AA31	VCC46
		AA30	VCC47
		AA29	VCC48
		AA28	VCC49
		AA26	VCC50
		Y35	VCC51
		Y34	VCC52
		Y33	VCC53
		Y32	VCC54
		Y31	VCC55
		Y30	VCC56
		Y29	VCC57
		Y28	VCC58
		Y27	VCC59
		Y26	VCC60
		Y35	VCC61
		Y34	VCC62
		Y33	VCC63
		Y32	VCC64
		Y31	VCC65
		Y30	VCC66
		Y29	VCC67
		Y28	VCC68
		Y27	VCC69
		Y26	VCC70
		Y25	VCC71
		Y24	VCC72
		Y23	VCC73
		Y22	VCC74
		Y21	VCC75
		Y20	VCC76
		Y19	VCC77
		Y18	VCC78
		Y17	VCC79
		Y16	VCC80
		R35	VCC81
		R34	VCC82
		R33	VCC83
		R32	VCC84
		R31	VCC85
		R30	VCC86
		R29	VCC87
		R28	VCC88
		R27	VCC89
		R26	VCC90
		P35	VCC91
		P34	VCC92
		P33	VCC93
		P32	VCC94
		P31	VCC95
		P30	VCC96
		P29	VCC97
		P27	VCC98
		P26	VCC99
		P25	VCC100

IC\_AUB\_CFD\_PGA\_R1P0


1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS


SENSE LINES






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1


**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size: Document Number  
**PROCESSOR 4/4 (GND)** Rev 1A

Date: Wednesday, February 10, 2010 Sheet 6 of 46

INTVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRs

# IBEX PEAK-M (HDA,JTAG,SATA)



11  
25 PCH\_MELOCK  
R339 100K 4

20  
C362 100P/NPO NC  
1

**Flash Descriptor Security Override**

GPIO33	Low = Enabled High = Disabled
--------	----------------------------------

R62 1K NC PCH\_GPIO33

(Internal 20K/F pull high to +3.3V\_RUN)

Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.

1205 The SATALED# signal is open-collector and requires a weak external pull-up (8.2 k to 10 k ) to +V3.3.

Serial ATA LED: This signal is an open-drain output pin driven during SATA command activity. It is to be connected to external circuitry that can provide the current to drive a platform LED. When active, the LED is on. When tri-stated, the LED is off. An external pull-up resistor to Vcc3\_3 is required.

**iTPM ENABLE/DISABLE**

R283 1K NC SPI\_SI

TPM Function	Mount
Enable	Mount
Disable	NC (Default)

**For AUDIO**


25,31 ACZ\_RST#\_AUDIO  
31 ACZ\_SDOUT\_AUDIO

31 ACZ\_SYNC\_AUDIO





31 ACZ\_BITCLK\_AUDIO

No Reboot strap.

SPKR	Low = Default. High = No Reboot.
------	-------------------------------------



# UMA CRT,LVDS&HDMI signals IBEX PEAK-M (LVDS,DDI)




**Quanta Computer Inc.**





PROJECT : UM8 UMA

Size Document Number PCH 1/5 (SATA,HDA,LPC) Rev 1A


Date: Wednesday, February 10, 2010 Sheet 7 of 46



IBEX PEAK-M (PCI-E, SMBUS, CLK)



UMA	POP Y8201, C8411, C8412 and R8401, de-POP R8999 for Internal GFX
DIS	de-POP Y8201, C8411, C8412 and R8401, POP R8999 for Internal GFX




**Quanta Computer Inc.**  
 PROJECT : UM8 UMA

Size	Document Number	Rev
	PCH 2/5 (PCI-E, SMBUS, CK)	1A
Date:	Wednesday, February 10, 2010	Sheet 8 of 46



# IBEX PEAK-M (PCI,USB,NVRAM)

# IBEX PEAK-M (DMI,FDI,GPIO)



R8404, R8403 and R8402  
=> UM7 POP 22ohm  
UM9 POP 22ohm  
0918 check

CLKOUT\_PCI[0..4]:  
22 ohm series resistor is recommend  
(single & double load) on PDG v1.1

Reserve capacitor pads for  
improving WWAN.

**A16 swap override Strap/Top-Block  
Swap Override jumper**

GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-------	---

**Boot BIOS Strap**

GNT0#	GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

**DMI Termination Voltage**

NV_CLE	Set to Vcc when LOW
NV_CLE	Set to Vcc/2 when HIGH

**Danbury Technology Enabled**





NV_ALE	High = Enable
NV_ALE	Low = Disable

**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
	PCH 3/5 (PCI,ONFI,USB,DMI)	1A
Date:	Wednesday, February 10, 2010	Sheet 9 of 46

# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)

# IBEX PEAK-M (GND)




**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
	<b>PCH 4/5 (GPIO &amp; Strap)</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 10 of 46


Cap quantities follow UM3

need check to change to 470 ohm





**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
	PCH 5/5 (POWER)	1A
Date:	Wednesday, February 10, 2010	Sheet 11 of 46






The EVENT# pin is reserved for use to flag critical module temperature. A resistor may be connected from EVENT# bus line to Vddspd on the system planer to act as a pullup. (DDR3 DS REV0.5)



**M2 VREF**

Remove M2 VREF Function  
Intel Design Guidel.5 had remove M2 VREF (I2C programble VREF)

M3 => support for Clarksfield processor




**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size Document Number  
**DDR3 DIMM-0** Rev 1A

Date: Wednesday, February 10, 2010 Sheet 12 of 46






SO-DIMMB SPD Address is 0XA4  
 SO-DIMMB TS Address is 0X34

Remove M2 VREF Function  
 Intel Design Guidel.5 had remove M2 VREF (I2C programble VREF)


M3 => support for Clarksfield processor

**Place these Caps near So-Dimm1.**  
 Some Projects replace 10UF 0805 by 4.7UF 0603  
 It can cost down 30%



Wait Victor check

for arrandal nc, for clesified connect




**Quanta Computer Inc.**  
 PROJECT : UM8 UMA


Size	Document Number	Rev
	DDR3 DIMM-1	1A
Date:	Wednesday, February 10, 2010	Sheet 13 of 46



<http://laptop-motherboard-schematic.blogspot.com/>


		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	<b>1A</b>
Date:	Wednesday, February 10, 2010	Sheet 14 of 46



		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date: Wednesday, February 10, 2010	Sheet 15 of 46	

<http://laptop-motherboard-schematic.blogspot.com/>




		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 16 of 46

<http://laptop-motherboard-schematic.blogspot.com/>




<http://laptop-motherboard-schematic.blogspot.com/>

		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 17 of 46




<http://laptop-motherboard-schematic.blogspot.com/>

		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 18 of 46






		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date: Wednesday, February 10, 2010	Sheet 19 of 46	


<http://laptop-motherboard-schematic.blogspot.com/>









		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 20 of 46





<http://laptop-motherboard-schematic.blogspot.com/>




		<b>Quanta Computer Inc.</b>
		<b>PROJECT : UM8 UMA</b>
Size	Document Number	Rev
	<b>Blank</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 21 of 46

<http://laptop-motherboard-schematic.blogspot.com/>













UM3B\_UMA\_20090721\_1400\_Ray.pdf














SCL2/SDA2 Low-level input/output Voltage  
CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)  
CFG01:CFG00=0:1 VIL:<0.36V VOL:0.55V  
CFG01:CFG00=1:0 VIL:<0.44V VOL:0.65V  
CFG01:CFG00=1:1 VIL:<0.36V VOL:0.6V



EQUALIZATION SETTING  
PC1:PC0=0:0 8dB  
PC1:PC0=0:1 4dB Recommended  
PC1:PC0=1:0 12dB  
PC1:PC0=1:1 0dB

HDMI\_PWR\_CTRL  
0 is Enable  
1 is Disable













**Check**



SERIRQ  
SC(V1\_0)P38:  
8.2-k pull-up to +V3.3S  
CRB uses a 10-k pull-up to +V3.3S.

Charge and BAT  
PCH  
LAN, Clock  
Thermal IC




BID1	USB_RIGHT_EN#	UM9(UMA)	UM9C(Dis)
0	0	SSI (X00)	SSI (X00)
0	1	PT (X01)	PT (X01)
1	0	ST (X02)	ST (X02)
1	1	QT (A00)	QT (A00)
0	0	(A01)	(A01)

LCD_SIZE_ID (99)	LCD_SIZE_ID2 (107)
13"	0
14"	1
17"	1

UM3



For EC 8Mbit (1M Byte)

2nd source: AKE3GZN0N00



MACRONIX: MX25L3205DM2I-12G QPN: AKE39FP0Z00  
 WINBOND: W25X32VSSIG QPN: AKE39ZP0N00


RTC BATTERY



For PCH


32Mbit (4M Byte)

MACRONIX: MX25L8005M2C-15G QPN: AKE5GFK0Z09  
 WINBOND: W25X80AVSSIG QPN: AKE39ZP0N00




### eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




### USB and eSATA Conn.





Place one 150uF cap by each USB connector.

Each channel is 1A




### Support Dell BT365 (Little Stone) module


#### Bluetooth BTB Conn




### SATA Connector.




+3.3V\_RUN Place caps close to connector.




+5V\_RUN Place caps close to connector.




### ODD Connector



+5V\_RUN Place caps close to connector.



### Touch Pad




### KEYBOARD CONNECTOR

Top side

25 KSO[0..16]

25 KSI[0..7]







100P CAPS CLOSE TO JKB1






Quanta Computer Inc.

PROJECT : UM8 UMA

Size	Document Number	Rev
	SATA (HDD&ODD) & TP & KB	1A
Date: Wednesday, February 10, 2010	Sheet 28 of 46	




# FAN CONTROL




SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#	4.7K	6.8K	10K	15K	22K	33K
4.7K	77'C	83'C	89'C	95'C	101'C	107'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C






need update the qpn and part description  
footprint is right



### Check P/N and footprint



need change to the forward  
of the bead 0106- August

To CRT board





### Int. Stereo Speakers











5V / 4 Ohm / 2W



Check PWRGD Voltage




VTTTPWRGOOD  
SC(V1.0)P18:  
VTT\_1.1 VR power good  
signal to processor. Signal  
voltage level is 1.1 V.



<http://laptop-motherboard-schematic.blogspot.com/>

**Quanta Computer Inc.**  
PROJECT : UM8 UMA

Size	Document Number	Rev
		1A
<b>System Reset Circuit</b>		
Date: Wednesday, February 10, 2010	Sheet	32 of 46



Continuous current : 11A  
Rds(on) : 18mohm

Continuous current : 11A  
Rds(on) : 18mohm

For EMI issue 11/17

Continuous current : 11A  
Rds(on) : 18mohm

25.29 ACAV\_IN

25.41 SMBCLK0  
25.41 SMBDATA0

25 IINP

RDS (ON) = 26m ohm

Max Charging current setting 4.5A

For EMI issue 11/17  
close to output Cap


+VCHGR  
Control IC: ISL88731A  
H/S MOSFET: AON7410AOS, Qg=6.1nC, Rds(on)=26mohm, PD=3.1W  
L/S MOSFET: AON7410AOS, Qg=6.1nC, Rds(on)=26mohm, PD=3.1W  
Inductor: 6.8uH +/-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=21mohm  
Output Cap: 2\*10u 25V(+/-10%,X6S,1206)

**+5V\_SUS**  
 Fs=200K  
 TDC : 7.8A  
 OCP : 11.1A

**+3.3V\_ALW**  
 Control IC: RT8206B  
 H/S MOSFET: FDMC8884(Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
 L/S MOSFET: FDMC8296(Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
 Inductor: 3 3.3UH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm  
 Output Cap: 1\*330U, 6.3V(20%ESR17,7343)

**+3.3V\_ALW**  
 Fs=250K  
 TDC : 6.38(UMA) ; 7.6A(DIS)  
 OCP : 9.11(UMA) ; 10.9A(DIS)

**+3.3V\_ALW**  
 Control IC: RT8206B  
 H/S MOSFET: FDMC8884(Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
 L/S MOSFET: FDMC8296(Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
 Inductor: 3 3.3UH, 30%8A(TPRH10D45F-3R8Y-F02)(TTA), DCR=21mohm  
 Output Cap: 1\*330U, 6.3V(20%ESR17,7343)




Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz

**Quanta Computer Inc.**  
**PROJECT : UM8 UMA**

Size	Document Number	Rev
	3V/5V	1A
Date	Wednesday, February 10, 2010	Sheet
		34 of 44

**+0.75V\_DDR\_VTT**  
TDC : 0.7A




FB	VDDQSNS	VTT&VTTREF
VDDP	+1.8V	VDDQ/2
GND	+1.5V	VDDQ/2

$V_{OUT} = (1 + R1/R2) * 0.75$

+1.5V\_SUS  
Control IC: RT8207A  
H/S MOSFET: FDMC7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W  
L/S MOSFET: FDMC7672(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W  
Inductor: 1.0UH 20% 28A(EPI1004H-1ROM-K01)(TTA), DCR=2.8mohm  
Output Cap: 1\*330U, 2.5V(20%, 105C, 3528), ESR=9mohm







**+1.05V\_PCH**  
**Fs=280K**  
**TDC : 4.816A**  
**OCF: 7A**

+1.05V\_PCH  
 Control IC: RT8209A  
 H/S MOSFET: AON7410 (AOS), Qg=6.1nC, Rds(on)=26mohm, PD=3.1W  
 L/S MOSFET: AON7410 (AOS), Qg=14nC, Rds(on)=17.5mohm, PD=3.1W  
 Inductor: 1.5UH+-20% 9A (10D40F-1R5M) (TTA), DCR=10.5mohm  
 Output Cap: 1\*330U, 2.5V(20%, 105C, 3528), ESR=9mohm

**+1.8V\_RUN**  
**TDC : 1.2A**  
**+1.8V\_RUN for CPU and PCH**

 <b>Quanta Computer Inc.</b> <b>PROJECT : UM8 UMA</b>		Size	Rev
		Document Number	1A
<b>1.05_PCH</b>		Date	1
Wednesday, February 10, 2010		Sheet	36 of 44




**+1.05V\_VTT**  
**Frequency : 300KHz**  
**TDC : 12.64A**  
**OCP : 18.06A**

$V_{FB} = 0.75$

$V_o = 0.75 (R1 + R2) / R2$

+1.05V\_VTT  
 Control IC: RT8209A  
 H/S MOSFET: FDMC7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W  
 L/S MOSFET: FDMC7672(Fairchild), Qg=24nC, Rds(on)=5mohm, PD=2.5W  
 Inductor: 1.0UH 20% 28A(EPI1004H-1R0M-K01)(TTA), DCR=2.8mohm  
 Output Cap: 1\*330U, 2.5V(20%, 105C, 3528), ESR=9mohm







**+VCC\_GFX\_CORE**  
**Fs=400K**  
**TDC : 12A**  
**OCP : 26.4A**

+VCC\_GFX\_CORE  
 Control IC: ADP3211A  
 H/S MOSFET: FDMC7692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD:2.5W  
 L/S MOSFET: FDMC7672(Fairchild), Qg=24nC, Rds(on)=5mohm, PD:2.5W  
 Inductor: 1.0UH 20% 28A(EPI1004H-1R0M-K01)(TTA), DCR=2.8mohm  
 Output Cap: 1\*330U, 2.5V(20%,105C,3528), ESR=9mohm

Place close to GPU socket  
 VCCSENSE & VSSSENSE pins

Change to 60.4K 10/22




**+VCC\_CORE**  
**Fs=300K**  
**TDC : 48A**  
**OCF : 64A**

**+VCC\_CORE**  
 Control IC: ADP3212  
 H/S MOSFET: FDM57692(Fairchild), Qg=11nC, Rds(on)=14mohm, PD=2.5W  
 L/S MOSFET: FDM50310S(Fairchild), Qg=84nC, Rds(on)=2.7mohm, PD=2.5W  
 Inductor: 0.36uH +/-20% (MPO104F-R36H1) (Delta), DCR=0.89mohm  
 Output Cap: 4\*330U 2V(20%,ESR=6,7343,H1.9)

NOTE:  
 De-populate PR164 and PR165  
 when CPU is present


Change to RUN\_ON

22,25,35,36,37 RUN\_ON




12/31 change to 0.01u for Touch PAD issue - August

+5V\_RUN  
TDC : 5A




Change MOS spec 11/13


+1.5V\_RUN  
TDC : 0.35A





+3.3V\_RUN  
TDC : 4.9A






12/31 change to 0.01u for Touch PAD issue - August




 <b>Quanta Computer Inc.</b> PROJECT : UM8 UMA		Size Document Number Run Power Switch Date Wednesday, February 10, 2010	Sheet 40 of 44	Rev 1A








# UM8\_X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)













<http://laptop-motherboard-schematic.blogspot.com/>



# Power Design Block Diagram





6, 7

