


W37 Block Diagram

04241-SA



PCB Layer Stackup

- L1: Signal 1
- L2: GND
- L3: Inner Signal 2
- L4: Inner Signal 3
- L5: VCC
- L6: Signal 4

Battery Charger

MAXI909ETI 48

INPUTS	OUTPUTS
AD+ BAT+	DCBATOUT

SYSTEM DC/DC

ISL6227 44

INPUT	OUTPUT
DCBATOUT	2D5V_S3, 1D8V_S5

SYSTEM DC/DC

TPS 5130 45,46

INPUT	OUTPUT
DCBATOUT	5V_S5 3D3V_S5 1D2V_S0

CPU V_CORE

ISL6559CR 42,43

INPUT	OUTPUT
DCBATOUT	VCC_CORE_S0

SYSTEM POWER

LP2951ACM/APL533IKAC-TR 47

INPUT	OUTPUT
2D5V_S3 DCBATOUT	1D25V_S3 5V_AUX_S5

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: BLOCK DIAGRAM		
Size: A3	Document Number: W37	Rev: SB
Date: Monday, March 14, 2005	Sheet: 1	of: 51

-1 ver will change

CPU(62.10055.091) U70
NB(71.RS48M.B0U) U16
SB(71.SB400.D0U) U34
CLK GEN(71.00137.B0W) U15
DDR cnt.(62.10017.311) DIM2
KBC (71.03910.B0G)U35
Remove SKT1(21.H0080.001)
Hole3(34.46i15.001)
Hole4(34.46i12.001)
Hole8(34.46i14.001)
Hole25(34.4B301.001)
Hole26(34.46i14.001)
GND20(34.4B312.001)

1/27

Revise:

support @D5V_S0 for AVDD (Page 13) CRT ripple

ADD GND8-GND20 EMI

change power of MDC form 3D3V_S0 to 3D3V_S5 spec
issue

improve power on sequence (1.8/S5 to 3.3/S5)

C158-->0.01u;C156-->1u


Add 1u at 3D3V_S0/inverter (C809)

?

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CHANGE HISTORY		
Size	Document Number	Rev
A3	W37	SB
Date: Friday, March 25, 2005		Sheet 2 of 51



Do not populate when using UMA

Do not populate when using UMA





for IDTCV137PAG testing

for ICS951419
CY28RS480
IDTCV137PAG

Pin 9 CY28RS480 is NC


for ICS951419

FS2	FS1	FS0	CPU	HTT	PCI
			MHz	MHz	MHz
0	0	0	Hi-Z	Hi-Z	Hi-Z
0	0	1	X	X/3	X/6
0	1	0	180.00	60.00	30.00
0	1	1	220.00	36.56	73.12
1	0	0	100.00	66.66	33.33
1	0	1	133.33	66.66	33.33
1	1	1	200.00	66.66	33.33



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CLKGEN_IC951412		
Size	Document Number	Rev
A3	W37	SB
Date:	Friday, April 15, 2005	Sheet 3 of 51



HTT for CPU sideA
Transmit power
and NB sideA Receive
power

VLDT CONNECTED INNER OF CPU
NORMALLY, HTT POWER CONNECT TO ONE
SIDE, NO NEED TO CONNECT BOTH OF
THEM

HTT for CPU sideB
Receive power
and NB sideA
Transmit power

LAYOUT: Place bypass cap on topside of board near
HTT power pins that are not connected directly to
downstream HTT device, but connected internally to
other HTT power pins.


11 NB0CADOUT[15..0] >>> >>>
11 NB0CADOUTJ[15..0] >>> >>>

Used SideB Power Plane

>>> >>> 11 CPUCADOUT[15..0]
>>> >>> 11 CPUCADOUTJ[15..0]

Used SideA Power Plane

11 NB0HTTCLKOUT1 >>> >>> Y25
11 NB0HTTCLKOUTJ1 >>> >>> Y25
11 NB0HTTCLKOUT0 >>> >>> Y27
11 NB0HTTCLKOUTJ0 >>> >>> Y28



U70A

D29	VLDTO_A	AH29	VLDTO_B
D27	VLDTO_A	AH27	VLDTO_B
D25	VLDTO_A	AG28	VLDTO_B
C28	VLDTO_A	AG26	VLDTO_B
C26	VLDTO_A	AF29	VLDTO_B
B29	VLDTO_A	AE28	VLDTO_B
B27	VLDTO_A	AF25	VLDTO_B

N26	CPUCADOUT15	N27	CPUCADOUTJ15
L25	CPUCADOUT14	M25	CPUCADOUTJ14
L26	CPUCADOUT13	L27	CPUCADOUTJ13
J25	CPUCADOUT12	K25	CPUCADOUTJ12
G25	CPUCADOUT11	H25	CPUCADOUTJ11
G26	CPUCADOUT10	G27	CPUCADOUTJ10
E25	CPUCADOUT9	F25	CPUCADOUTJ9
E26	CPUCADOUT8	E27	CPUCADOUTJ8
N29	CPUCADOUT7	P29	CPUCADOUTJ7
M28	CPUCADOUT6	L29	CPUCADOUTJ6
M27	CPUCADOUT5	L29	CPUCADOUTJ5
M29	CPUCADOUT4	K28	CPUCADOUTJ4
K27	CPUCADOUT3	H28	CPUCADOUTJ3
H27	CPUCADOUT2	G29	CPUCADOUTJ2
H29	CPUCADOUT1	F28	CPUCADOUTJ1
F27	CPUCADOUT0	E29	CPUCADOUTJ0
F29	CPUCADOUT0	F29	CPUCADOUTJ0

L0_CADIN_H15	L0_CADIN_L15	L0_CADOUT_H15	L0_CADOUT_L15
L0_CADIN_H14	L0_CADIN_L14	L0_CADOUT_H14	L0_CADOUT_L14
L0_CADIN_H13	L0_CADIN_L13	L0_CADOUT_H13	L0_CADOUT_L13
L0_CADIN_H12	L0_CADIN_L12	L0_CADOUT_H12	L0_CADOUT_L12
L0_CADIN_H11	L0_CADIN_L11	L0_CADOUT_H11	L0_CADOUT_L11
L0_CADIN_H10	L0_CADIN_L10	L0_CADOUT_H10	L0_CADOUT_L10
L0_CADIN_H9	L0_CADIN_L9	L0_CADOUT_H9	L0_CADOUT_L9
L0_CADIN_H8	L0_CADIN_L8	L0_CADOUT_H8	L0_CADOUT_L8
L0_CADIN_H7	L0_CADIN_L7	L0_CADOUT_H7	L0_CADOUT_L7
L0_CADIN_H6	L0_CADIN_L6	L0_CADOUT_H6	L0_CADOUT_L6
L0_CADIN_H5	L0_CADIN_L5	L0_CADOUT_H5	L0_CADOUT_L5
L0_CADIN_H4	L0_CADIN_L4	L0_CADOUT_H4	L0_CADOUT_L4
L0_CADIN_H3	L0_CADIN_L3	L0_CADOUT_H3	L0_CADOUT_L3
L0_CADIN_H2	L0_CADIN_L2	L0_CADOUT_H2	L0_CADOUT_L2
L0_CADIN_H1	L0_CADIN_L1	L0_CADOUT_H1	L0_CADOUT_L1
L0_CADIN_H0	L0_CADIN_L0	L0_CADOUT_H0	L0_CADOUT_L0

L0_CLKIN_H1	L0_CLKIN_L1	L0_CLKOUT_H1	L0_CLKOUT_L1
L0_CLKIN_H0	L0_CLKIN_L0	L0_CLKOUT_H0	L0_CLKOUT_L0

J26	GPUHTTCLKOUT1	J27	GPUHTTCLKOUTJ1
J29	GPUHTTCLKOUT0	K29	GPUHTTCLKOUTJ0

N25	GPUHTTCTLIN1	P25	GPUHTTCTLIN0
P28	GPUHTTCTLIN0	P27	GPUHTTCTLINJ0



62.10030.041

By ME request U11 P/N:
Main 62.10030.041
Second 62.10053.221
Third 62.10053.201

BGA754-SKT-U

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CPU(1/4)_HyperTransport I/F		
Size	Document Number	Rev
A3	W37	SB
Date:	Friday, March 25, 2005	Sheet 4 of 51

VREF_DDR_MEM



9 M_DATA[63..0]

9 M_ADM[7..0]

9 M_DQS[7..0]

VTT_SENSE	AE13	MEMVREF1
MEMZN	D14	MEMZP
MEMZP	C14	
M_DATA63	A16	MEMDATA63
M_DATA62	B15	MEMDATA62
M_DATA61	A12	MEMDATA61
M_DATA60	B11	MEMDATA60
M_DATA59	A17	MEMDATA59
M_DATA58	A15	MEMDATA58
M_DATA57	C13	MEMDATA57
M_DATA56	A11	MEMDATA56
M_DATA55	A10	MEMDATA55
M_DATA54	C9	MEMDATA54
M_DATA53	C7	MEMDATA53
M_DATA52	A6	MEMDATA52
M_DATA51	C11	MEMDATA51
M_DATA50	A9	MEMDATA50
M_DATA49	A5	MEMDATA49
M_DATA48	B5	MEMDATA48
M_DATA47	A4	MEMDATA47
M_DATA46	C4	MEMDATA46
M_DATA45	E2	MEMDATA45
M_DATA44	E1	MEMDATA44
M_DATA43	A3	MEMDATA43
M_DATA42	B3	MEMDATA42
M_DATA41	E3	MEMDATA41
M_DATA40	E1	MEMDATA40
M_DATA39	G2	MEMDATA39
M_DATA38	G1	MEMDATA38
M_DATA37	L3	MEMDATA37
M_DATA36	L1	MEMDATA36
M_DATA35	G3	MEMDATA35
M_DATA34	J2	MEMDATA34
M_DATA33	L2	MEMDATA33
M_DATA32	M1	MEMDATA32
M_DATA31	W1	MEMDATA31
M_DATA30	W3	MEMDATA30
M_DATA29	AC1	MEMDATA29
M_DATA28	AC3	MEMDATA28
M_DATA27	W2	MEMDATA27
M_DATA26	Y1	MEMDATA26
M_DATA25	AC2	MEMDATA25
M_DATA24	AD1	MEMDATA24
M_DATA23	AE1	MEMDATA23
M_DATA22	AE3	MEMDATA22
M_DATA21	AC3	MEMDATA21
M_DATA20	AJ4	MEMDATA20
M_DATA19	AE2	MEMDATA19
M_DATA18	AF1	MEMDATA18
M_DATA17	AH3	MEMDATA17
M_DATA16	AJ3	MEMDATA16
M_DATA15	AJ5	MEMDATA15
M_DATA14	AJ6	MEMDATA14
M_DATA13	AJ7	MEMDATA13
M_DATA12	AH9	MEMDATA12
M_DATA11	AG5	MEMDATA11
M_DATA10	AH5	MEMDATA10
M_DATA9	AJ9	MEMDATA9
M_DATA8	AJ10	MEMDATA8
M_DATA7	AH11	MEMDATA7
M_DATA6	AJ11	MEMDATA6
M_DATA5	AH15	MEMDATA5
M_DATA4	AJ15	MEMDATA4
M_DATA3	AG11	MEMDATA3
M_DATA2	AJ12	MEMDATA2
M_DATA1	AJ14	MEMDATA1
M_DATA0	AJ16	MEMDATA0
M_ADM8	R1	MEMDQS17
M_ADM7	A13	MEMDQS16
M_ADM6	A7	MEMDQS15
M_ADM5	C2	MEMDQS14
M_ADM4	H1	MEMDQS13
M_ADM3	AA1	MEMDQS12
M_ADM2	AG1	MEMDQS11
M_ADM1	AH7	MEMDQS10
M_ADM0	AH13	MEMDQS9
M_DQS8	T1	MEMDQS8
M_DQS7	A8	MEMDQS7
M_DQS6	A8	MEMDQS6
M_DQS5	D1	MEMDQS5
M_DQS4	J1	MEMDQS4
M_DQS3	AB1	MEMDQS3
M_DQS2	AJ2	MEMDQS2
M_DQS1	AJ8	MEMDQS1
M_DQS0	AJ13	MEMDQS0

VTT_A	D17	
VTT_A	A18	
VTT_A	B17	
VTT_A	C17	
VTT_B	AG16	
VTT_B	AH16	
VTT_B	AJ17	
MEMRESET_L	AG10	MEMRESET#
MEMCKEA	AE8	M_CKE#0
MEMCKEB	AE7	M_CKE#1
MEMCLK_H7	D10	M_CLK#7
MEMCLK_L7	E10	M_CLK#7
MEMCLK_H6	E11	M_CLK#6
MEMCLK_L6	AF8	M_CLK5
MEMCLK_H5	AG8	M_CLK#5
MEMCLK_L5	AF10	M_CLK4
MEMCLK_H4	AE10	M_CLK#4
MEMCLK_L4	AE10	M_CLK#4
MEMCLK_H3	V4	X
MEMCLK_L3	K5	X
MEMCLK_H2	K4	X
MEMCLK_L2	R5	M_CLK1
MEMCLK_H1	P5	M_CLK#1
MEMCLK_L1	P3	M_CLK0
MEMCLK_H0	P4	M_CLK#0
MEMCLK_L0	P4	M_CLK#0
MEMCS_L7	D8	M_CS#7
MEMCS_L6	C8	M_CS#6
MEMCS_L5	E8	M_CS#5
MEMCS_L4	E7	M_CS#4
MEMCS_L3	D6	M_CS#3
MEMCS_L2	C4	M_CS#1
MEMCS_L1	E5	M_CS#0
MEMCS_L0	E5	M_CS#0
MEMRASA_L	H5	M_ARAS#
MEMCASA_L	D4	M_ACAS#
MEMWEA_L	G5	M_AWE#
MEMBANKA1	K3	M_ABS#1
MEMBANKA0	H3	M_ABS#0
NC_E13	E13	RSVD M_AA15
NC_C12	C12	RSVD M_AA14
MEMADDA13	AE6	M_AA12
MEMADDA12	AF3	M_AA11
MEMADDA11	M5	M_AA10
MEMADDA10	AE5	M_AA9
MEMADDA9	AB5	M_AA8
MEMADDA8	AD3	M_AA7
MEMADDA7	Y5	M_AA6
MEMADDA6	AB4	M_AA5
MEMADDA5	Y3	M_AA4
MEMADDA4	V5	M_AA3
MEMADDA3	T5	M_AA2
MEMADDA2	T3	M_AA1
MEMADDA1	N5	M_AA0
MEMADDA0	N5	M_AA0
MEMRASB_L	H4	M_BRAS#
MEMCASB_L	F5	M_BCAS#
MEMWEB_L	F4	M_BWE#
MEMBANKB1	L5	M_BBS#1
MEMBANKB0	J5	M_BBS#0
NC_E14	E14	RSVD M_BA15
NC_D12	D12	RSVD M_BA14
MEMADDB13	E9	M_BA13
MEMADDB12	AE6	M_BA12
MEMADDB11	AE4	M_BA11
MEMADDB10	M4	M_BA10
MEMADDB9	AD5	M_BA9
MEMADDB8	AC5	M_BA8
MEMADDB7	AD4	M_BA7
MEMADDB6	AA5	M_BA6
MEMADDB5	AB3	M_BA5
MEMADDB4	Y4	M_BA4
MEMADDB3	W5	M_BA3
MEMADDB2	U5	M_BA2
MEMADDB1	T4	M_BA1
MEMADDB0	M3	M_BA0
MEMCHECK7	N3	CB7
MEMCHECK6	N1	CB6
MEMCHECK5	U3	CB5
MEMCHECK4	V1	CB4
MEMCHECK3	P1	CB3
MEMCHECK2	N2	CB2
MEMCHECK1	L1	CB1
MEMCHECK0	U2	CB0

For REGISTERED DIMM Only UNBUFFER DIMM NC

AMD suggested M_AA13 connect to DIMM pin123

AMD suggested M_BA13 connect to DIMM pin123

- MEMZN TP2 TPAD30
- MEMZP TP1 TPAD30
- M_DQS8 TP62 TPAD30
- M_ADM8 TP69 TPAD30


- MEMRESET# TP31 TPAD30
- M_CS#7 TP10 TPAD30
- M_CS#6 TP12 TPAD30
- M_CS#5 TP9 TPAD30
- M_CS#4 TP11 TPAD30
- RSVD M_AA15 TP5 TPAD30
- RSVD M_AA14 TP7 TPAD30
- RSVD M_BA15 TP6 TPAD30
- RSVD M_BA14 TP8 TPAD30

NOT SUPPORT ECC CHECK
AMD suggested remove PULL-HI resistor.

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU(2/4)_DDR	
Size	Document Number	Rev
A3	W37	SB
Date	Friday, March 25, 2005	Sheet 5 of 51

2D5V_VDDA_S0



LAYOUT: Route trace 50 mils wide and 500 to 750 mils long between these caps.




LAYOUT: Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.

AMD SUGGEST TO USE 2D5V_CPUA_S0

KEMET, NT: 5.7, B2 size
 ST100U4VBM-1 (80.10716.321)
 Irripple=1.1A, ESR=70mohm
 SANYO, NT: 6.1
 Irripple=1.1A, ESR=70mohm
 3.5/2.8/2.0
 77.21071.031

AMD suggest voltage from 2D5V_S0 to 2D5V_S3 differentially impedance 100

HDT Connectors




Validation Test Points



LAYOUT: Place close to the CPU.

- NC C15 TP4 TPAD30
- NC AE23 TP20 TPAD30
- NC AF23 TP21 TPAD30
- NC AF22 TP23 TPAD30
- NC AF21 TP24 TPAD30

- LDT_RST# TP25 TPAD30
- CLKIN TP18 TPAD30
- CLKIN# TP22 TPAD30
- CORE_SENSE TP3 TPAD30
- VDDIOFB TP30 TPAD30
- VDDIOFB_L TP29 TPAD30
- VDDIOSENSE TP32 TPAD30
- NC AE24 TP17 TPAD30
- NC AF24 TP19 TPAD30



$$V_{out} = 1.25 * (1 + R1/R2)$$




LAYOUT: Route FBCLKOUT_H/L differentially impedance 80

Connect to VDDIO for AMD suggest.


THERMTRIP#Level shift to SB400

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title		
CPU(3/4)_Control & Debug		
Size	Document Number	Rev
A3	W37	SB
Date	Friday, March 25, 2005	Sheet 6 of 51



LAYOUT: Place in uPGA socket cavity.



LAYOUT: Place on backside of processor.



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU(4/4)_Power		
Size	Document Number	Rev
A3	W37	SB
Date:	Friday, March 25, 2005	Sheet 7 of 51



<http://laptop-motherboard-schematic.blogspot.com/>

M_AA0	112	A0
M_AA1	111	A1
M_AA2	110	A2
M_AA3	109	A3
M_AA4	108	A4
M_AA5	107	A5
M_AA6	106	A6
M_AA7	105	A7
M_AA8	102	A8
M_AA9	101	A9
M_AA10	115	A10 / AP
M_AA11	100	A11
M_AA12	99	A12
M_ABS#0	117	BA0
M_ABS#1	116	BA1
M_DATA R 0	5	DQ0
M_DATA R 1	7	DQ1
M_DATA R 2	13	DQ2
M_DATA R 3	17	DQ3
M_DATA R 4	6	DQ4
M_DATA R 5	8	DQ5
M_DATA R 6	14	DQ6
M_DATA R 7	18	DQ7
M_DATA R 8	19	DQ8
M_DATA R 9	23	DQ9
M_DATA R 10	29	DQ10
M_DATA R 11	31	DQ11
M_DATA R 12	20	DQ12
M_DATA R 13	24	DQ13
M_DATA R 14	30	DQ14
M_DATA R 15	32	DQ15
M_DATA R 16	41	DQ16
M_DATA R 17	43	DQ17
M_DATA R 18	49	DQ18
M_DATA R 19	53	DQ19
M_DATA R 20	42	DQ20
M_DATA R 21	44	DQ21
M_DATA R 22	50	DQ22
M_DATA R 23	54	DQ23
M_DATA R 24	55	DQ24
M_DATA R 25	59	DQ25
M_DATA R 26	65	DQ26
M_DATA R 27	67	DQ27
M_DATA R 28	56	DQ28
M_DATA R 29	60	DQ29
M_DATA R 30	66	DQ30
M_DATA R 31	68	DQ31
M_DATA R 32	127	DQ32
M_DATA R 33	129	DQ33
M_DATA R 34	135	DQ34
M_DATA R 35	139	DQ35
M_DATA R 36	128	DQ36
M_DATA R 37	130	DQ37
M_DATA R 38	136	DQ38
M_DATA R 39	140	DQ39
M_DATA R 40	141	DQ40
M_DATA R 41	145	DQ41
M_DATA R 42	151	DQ42
M_DATA R 43	153	DQ43
M_DATA R 44	142	DQ44
M_DATA R 45	146	DQ45
M_DATA R 46	152	DQ46
M_DATA R 47	154	DQ47
M_DATA R 48	163	DQ48
M_DATA R 49	165	DQ49
M_DATA R 50	171	DQ50
M_DATA R 51	175	DQ51
M_DATA R 52	164	DQ52
M_DATA R 53	166	DQ53
M_DATA R 54	172	DQ54
M_DATA R 55	176	DQ55
M_DATA R 56	177	DQ56
M_DATA R 57	181	DQ57
M_DATA R 58	187	DQ58
M_DATA R 59	189	DQ59
M_DATA R 60	178	DQ60
M_DATA R 61	182	DQ61
M_DATA R 62	188	DQ62
M_DATA R 63	190	DQ63

NORMAL TYPE

/CS0	121	M_CS#0 5.9
/CS1	122	M_CS#1 5.9
CKE0	96	M_CKE#0
CKE1	95	M_CKE#0 5.9
M_DOS R0	11	
M_DOS R1	25	
M_DOS R2	47	
M_DOS R3	61	
M_DOS R4	133	
M_DOS R5	147	
M_DOS R6	169	
M_DOS R7	183	
M_BBS#0	117	
M_BBS#1	116	
M_DATA R0	12	M_ADM#0
M_DATA R1	26	M_ADM#1
M_DATA R2	48	M_ADM#2
M_DATA R3	62	M_ADM#3
M_DATA R4	134	M_ADM#4
M_DATA R5	148	M_ADM#5
M_DATA R6	170	M_ADM#6
M_DATA R7	184	M_ADM#7
M_DATA R8	19	
M_DATA R9	37	
M_DATA R10	160	M_CLK#5 5.9
M_DATA R11	158	M_CLK#5 5.9
M_DATA R12	158	M_CLK#7 5.9
M_DATA R13	89	DDR_CLK#0
M_DATA R14	91	DDR_CLK#0
M_DATA R15	195	SMBC_SB
M_DATA R16	193	SMBD_SB
M_DATA R17	194	
M_DATA R18	196	
M_DATA R19	198	
M_DATA R20	9	
M_DATA R21	10	
M_DATA R22	21	
M_DATA R23	22	
M_DATA R24	33	
M_DATA R25	34	
M_DATA R26	36	
M_DATA R27	36	
M_DATA R28	46	
M_DATA R29	57	
M_DATA R30	58	
M_DATA R31	69	
M_DATA R32	70	
M_DATA R33	81	
M_DATA R34	82	
M_DATA R35	92	
M_DATA R36	93	
M_DATA R37	94	
M_DATA R38	113	
M_DATA R39	114	
M_DATA R40	131	
M_DATA R41	132	
M_DATA R42	133	
M_DATA R43	142	
M_DATA R44	143	
M_DATA R45	144	
M_DATA R46	155	
M_DATA R47	156	
M_DATA R48	157	
M_DATA R49	167	
M_DATA R50	168	
M_DATA R51	179	
M_DATA R52	180	
M_DATA R53	191	
M_DATA R54	192	
M_DATA R55	3	
M_DATA R56	4	
M_DATA R57	15	
M_DATA R58	16	
M_DATA R59	27	
M_DATA R60	28	
M_DATA R61	38	
M_DATA R62	39	
M_DATA R63	40	
M_DATA R64	51	
M_DATA R65	52	
M_DATA R66	63	
M_DATA R67	64	
M_DATA R68	74	
M_DATA R69	75	
M_DATA R70	76	
M_DATA R71	77	
M_DATA R72	84	
M_DATA R73	84	
M_DATA R74	84	
M_DATA R75	84	
M_DATA R76	84	
M_DATA R77	84	
M_DATA R78	84	
M_DATA R79	84	
M_DATA R80	84	
M_DATA R81	84	
M_DATA R82	84	
M_DATA R83	84	
M_DATA R84	84	
M_DATA R85	84	
M_DATA R86	84	
M_DATA R87	84	
M_DATA R88	84	
M_DATA R89	84	
M_DATA R90	84	
M_DATA R91	84	
M_DATA R92	84	
M_DATA R93	84	
M_DATA R94	84	
M_DATA R95	84	
M_DATA R96	84	
M_DATA R97	84	
M_DATA R98	84	
M_DATA R99	84	
M_DATA R100	84	
M_DATA R101	84	
M_DATA R102	84	
M_DATA R103	84	
M_DATA R104	84	
M_DATA R105	84	
M_DATA R106	84	
M_DATA R107	84	
M_DATA R108	84	
M_DATA R109	84	
M_DATA R110	84	
M_DATA R111	84	
M_DATA R112	84	
M_DATA R113	84	
M_DATA R114	84	
M_DATA R115	84	
M_DATA R116	84	
M_DATA R117	84	
M_DATA R118	84	
M_DATA R119	84	
M_DATA R120	84	
M_DATA R121	84	
M_DATA R122	84	
M_DATA R123	84	
M_DATA R124	84	
M_DATA R125	84	
M_DATA R126	84	
M_DATA R127	84	
M_DATA R128	84	
M_DATA R129	84	
M_DATA R130	84	
M_DATA R131	84	
M_DATA R132	84	
M_DATA R133	84	
M_DATA R134	84	
M_DATA R135	84	
M_DATA R136	84	
M_DATA R137	84	
M_DATA R138	84	
M_DATA R139	84	
M_DATA R140	84	
M_DATA R141	84	
M_DATA R142	84	
M_DATA R143	84	
M_DATA R144	84	
M_DATA R145	84	
M_DATA R146	84	
M_DATA R147	84	
M_DATA R148	84	
M_DATA R149	84	
M_DATA R150	84	
M_DATA R151	84	
M_DATA R152	84	
M_DATA R153	84	
M_DATA R154	84	
M_DATA R155	84	
M_DATA R156	84	
M_DATA R157	84	
M_DATA R158	84	
M_DATA R159	84	
M_DATA R160	84	
M_DATA R161	84	
M_DATA R162	84	
M_DATA R163	84	
M_DATA R164	84	
M_DATA R165	84	
M_DATA R166	84	
M_DATA R167	84	
M_DATA R168	84	
M_DATA R169	84	
M_DATA R170	84	
M_DATA R171	84	
M_DATA R172	84	
M_DATA R173	84	
M_DATA R174	84	
M_DATA R175	84	
M_DATA R176	84	
M_DATA R177	84	
M_DATA R178	84	
M_DATA R179	84	
M_DATA R180	84	
M_DATA R181	84	
M_DATA R182	84	
M_DATA R183	84	
M_DATA R184	84	
M_DATA R185	84	
M_DATA R186	84	
M_DATA R187	84	
M_DATA R188	84	
M_DATA R189	84	
M_DATA R190	84	
M_DATA R191	84	
M_DATA R192	84	
M_DATA R193	84	
M_DATA R194	84	
M_DATA R195	84	
M_DATA R196	84	
M_DATA R197	84	
M_DATA R198	84	
M_DATA R199	84	
M_DATA R200	84	

NOT SUPPORT ECC CHECK
AMD suggested pull-low






M_BA0	112	BA0
M_BA1	111	BA1
M_BA2	110	A2
M_BA3	109	A3
M_BA4	108	A4
M_BA5	107	A5
M_BA6	106	A6
M_BA7	105	A7
M_BA8	102	A8
M_BA9	101	A9
M_BA10	115	A10 / AP
M_BA11	100	A11
M_BA12	99	A12
M_BBS#0	117	BA0
M_BBS#1	116	BA1
M_DATA R 0	5	DQ0
M_DATA R 1	7	DQ1
M_DATA R 2	13	DQ2
M_DATA R 3	17	DQ3
M_DATA R 4	6	DQ4
M_DATA R 5	8	DQ5
M_DATA R 6	14	DQ6
M_DATA R 7	18	DQ7
M_DATA R 8	19	DQ8
M_DATA R 9	23	DQ9
M_DATA R 10	29	DQ10
M_DATA R 11	31	DQ11
M_DATA R 12	20	DQ12
M_DATA R 13	24	DQ13
M_DATA R 14	30	DQ14
M_DATA R 15	32	DQ15
M_DATA R 16	41	DQ16
M_DATA R 17	43	DQ17
M_DATA R 18	49	DQ18
M_DATA R 19	53	DQ19
M_DATA R 20	42	DQ20
M_DATA R 21	44	DQ21
M_DATA R 22	50	DQ22
M_DATA R 23	54	DQ23
M_DATA R 24	55	DQ24
M_DATA R 25	59	DQ25
M_DATA R 26	65	DQ26
M_DATA R 27	67	DQ27
M_DATA R 28	56	DQ28
M_DATA R 29	60	DQ29
M_DATA R 30	66	DQ30
M_DATA R 31	68	DQ31
M_DATA R 32	127	DQ32
M_DATA R 33	129	DQ33
M_DATA R 34	135	DQ34
M_DATA R 35	139	DQ35
M_DATA R 36	128	DQ36
M_DATA R 37	130	DQ37
M_DATA R 38	136	DQ38
M_DATA R 39	140	DQ39
M_DATA R 40	141	DQ40
M_DATA R 41	145	DQ41
M_DATA R 42	151	DQ42
M_DATA R 43	153	DQ43
M_DATA R 44	142	DQ44
M_DATA R 45	146	DQ45
M_DATA R 46	152	DQ46
M_DATA R 47	154	DQ47
M_DATA R 48	163	DQ48
M_DATA R 49	165	DQ49
M_DATA R 50	171	DQ50
M_DATA R 51	175	DQ51
M_DATA R 52	164	DQ52
M_DATA R 53	166	DQ53
M_DATA R 54	172	DQ54
M_DATA R 55	176	DQ55
M_DATA R 56	177	DQ56
M_DATA R 57	181	DQ57
M_DATA R 58	187	DQ58
M_DATA R 59	189	DQ59
M_DATA R 60	178	DQ60
M_DATA R 61	182	DQ61
M_DATA R 62	188	DQ62
M_DATA R 63	190	DQ63


REVERSE TYPE

M_CS#2 5.9	121	
M_CS#3 5.9	122	
M_CKE#1 5.9	96	
M_CKE#1 5.9	95	
M_DOS R0	11	
M_DOS R1	25	
M_DOS R2	47	
M_DOS R3	61	
M_DOS R4	133	
M_DOS R5	147	
M_DOS R6	169	
M_DOS R7	183	
M_ADM#0	12	
M_ADM#1	26	
M_ADM#2	48	
M_ADM#3	62	
M_ADM#4	134	
M_ADM#5	148	
M_ADM#6	170	
M_ADM#7	184	
M_DATA R 0	5	
M_DATA R 1	7	
M_DATA R 2	13	
M_DATA R 3	17	
M_DATA R 4	6	
M_DATA R 5	8	
M_DATA R 6	14	
M_DATA R 7	18	
M_DATA R 8	19	
M_DATA R 9	23	
M_DATA R 10	29	
M_DATA R 11	31	
M_DATA R 12	20	
M_DATA R 13	24	
M_DATA R 14	30	
M_DATA R 15	32	
M_DATA R 16	41	
M_DATA R 17	43	
M_DATA R 18	49	
M_DATA R 19	53	
M_DATA R 20	42	
M_DATA R 21	44	
M_DATA R 22	50	
M_DATA R 23	54	
M_DATA R 24	55	
M_DATA R 25		

LAYOUT: Place alternating caps to GND and 2D5_S3




LAYOUT: Place at end of the DIMMs



KEMET, NT: 5.7, B2 size
ST100U4VBM-1 (80.10716.321)
Iripple=1.1A, ESR=70mohm

SANYO, NT\$: 6.1
Iripple=1.1A, ESR=70mohm
3.5/2.8/2.0
77.21071.031

LAYOUT: Place close to Power Pin of DDR socket.



0.22u x 10

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		
DDR DECOUPLING		
Size	Document Number	Rev
A3	W37	SB
Date: Tuesday, March 15, 2005	Sheet 10 of	51

CLAW HAMMER TO NB

NB TO CLAW HAMMER



4 CPUCADOUT[15..0] >>>
4 CPUCADOUTJ[15..0] >>>

>>> NB0CADOUT[15..0] 4
>>> NB0CADOUTJ[15..0] 4





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NB-RS480M HT	
Size A3	Document Number W37
Date: Tuesday, March 15, 2005	Sheet 11 of 51
Rev SB	

15 PEG_TXP[15..0] <<< ————
 15 PEG_TXN[15..0] <<< ————
 15 PEG_RXP[15..0] >>> ————
 15 PEG_RXN[15..0] >>> ————



Connect MEM_VREF to VDD_MEM/2 PA_RS480F1.PDF



DO NOT SUPPORT SIDEPORT MEMORY DUMMY IT


When disable local frame buffer,
 VDD_MEM connect to 2D5V_S3, MEM_VMODE
 connect to GND, MEM_VREF connect to
 2D5V_S3, MPVDD connected to 1D8V
 DSG-215-RS480-04.PDF

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **NB-RS480M MEM/PCIE LINK I/F**

Size A3 Document Number **W37** Rev SB

Date: Tuesday, March 15, 2005 Sheet 12 of 51



Do not populate when using M26

16 RS480_TV_CRMA
16 RS480_TV_LUMA
16 MAIN_CRT_R
16 MAIN_CRT_G
16 MAIN_CRT_B

Do not populate when using M26

DO NOT SUPPORT SIDEPOR MEMORY
DO NOT SUPPORT SERIAL STRAP ROM
DUMMY IT


$$V_{out} = 1.25 * (1 + R1/R2)$$

RESISTOR	RS480M MODE
R108	TEST MODE
R107	NORMAL MODE


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		NB-RS480M_VIDEO/ CLOCK	
Size	Document Number	W37	
A3		Sheet	13 of 51
Date:	Friday, April 15, 2005	Rev	SB


<http://laptop-motherboard-schematic.blogspot.com/>



<http://laptop-motherboard-schematic.blogspot.com/>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title NB-RS480M POWER	
Size A3	Document Number W37
Date: Monday, March 14, 2005	Sheet 14 of 51
Rev SB	

12 PEG_TXP[15..0] >>>
 12 PEG_TXN[15..0] >>>
 12 PEG_RXP[15..0] <<<<
 12 PEG_RXN[15..0] <<<<



17 MXM_TXBOUT0+
 17 MXM_TXBOUT0-
 17 MXM_TXBOUT1+
 17 MXM_TXBOUT1-
 17 MXM_TXBOUT2+
 17 MXM_TXBOUT2-
 17 MXM_TXBCLK+
 17 MXM_TXBCLK-
 16 MXM_BLUE
 16 MXM_GREEN
 16 MXM_RED

16 MXM_TV_LUMA
 16 MXM_TV_CRMA

34 MXM_CD

MXM_TXACLK+ 17
 MXM_TXACLK- 17
 MXM_TXAOUT2+ 17
 MXM_TXAOUT2- 17
 MXM_TXAOUT1+ 17
 MXM_TXAOUT1- 17
 MXM_TXAOUT0+ 17
 MXM_TXAOUT0- 17

EDID_DAT

EDID_CLK

MXM_LCDVDD_ON 17
 LBKLT_CTRL 17
 MXM_BL_ON 34


2D5V_S0
 3D3V_S0

G792_DXP2 23
 G792_DXM2 23

3 CLK_PCIE_PEG#
 3 CLK_PCIE_PEG

16 MXM_HSYNC
 16 MXM_VSYNC
 16 MXM_DDCCLK
 16 MXM_DDCDATA



18,21,34,38,39,45 PM_SLP_S3#



13,34 AG_RST#
 23,34 SMBD_KBC
 23 OVERT#

23,34 SMBC_KBC <<<<
 23 OVERT# <<<<

18,21,34,38,39,45 PM_SLP_S3# >>>>



(E2,E1,E0) should be (1,1,0) when use extral VGA card

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ATI M22 MXM CONNECTOR**

Size A3 Document Number **W37** Rev **SB**

Date: Tuesday, March 15, 2005 Sheet 15 of 51


CRT I/F & CONNECTOR

Layout Note:
 * Must be a ground return path between this ground and the ground on the VGA connector.



Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Layout Note:
 Place these resistors close to the CRT-out connector


Ferrite bead impedance: 47ohm@100MHZ





Hsync & Vsync level shift



DDC_CLK & DATA level shift



5V @ ext. CRT side



<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **CRT/TV Connector**

Size A3 Document Number **W37** Rev **SB**



Date: Friday, April 15, 2005 Sheet 16 of 51

LED / INVERTER INTERFACE

LCD/INV CONN



LCD POWER












Place them as close to LCD as possible

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hstchih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **INV / LCD**

Size: A3 Document Number: **W37** Rev: SB

Date: Wednesday, March 30, 2005 Sheet: 17 of 51



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **SB400 PCI/CPU/LPC/RTC (1 of 5)**

Size: A3 Document Number: W37 Rev: SB



Date: Friday, April 15, 2005 Sheet: 18 of 51

<http://laptop-motherboard-schematic.blogspot.com/>


25 SATA_TXPO >>> 1 2 C234 SCD01U50V3KX AK22
 25 SATA_TXNO >>> 1 2 C213 SCD01U50V3KX AJ22
 25 SATA_RXNO >>> 1 2 C775 SCD01U50V3KX AK21
 25 SATA_RXPO >>> 1 2 C776 SCD01U50V3KX AJ21



17 SATA_LED# >>> AK8
 1D8V_PLLVDD_ATA AH15
 1D8V_XTLVDD_ATA AH16
 1D8V_SATA_S0 AG10



PIDE_IORDY#	AD30	PDRDY	V29	SDRDY	V28	SD0	AG13
PIDE_IRQ#	AE28	IRQ14R	T27	IRQ15R	W28	SD1	AH22
PIDE_A0	AD27	PDA_0	T28	SDA_0	W28	SD2	AK12
PIDE_A1	AC27	PDA_1	U29	SDA_1	Y30	SD3	AK12
PIDE_A2	AD28	PDA_2	T29	SDA_2	AA30	SD4	AH11
PIDE_DACK#	AD29	PDACK#	U28	SDACK#	Y28	SD5	AJ17
PIDE_DRO	AE27	PDREQ#	W28	SDREQ#	Y28	SD6	AH14
PIDE_IOR#	AE29	PIOR#	W29	SIOR#	Y29	SD7	AH19
PIDE_IOW#	AE28	PIOW#	W30	SIOW#	Y29	SD8	AH20
PIDE_CS1#	AC28	PDCS0#	R27	SDCS#0	V27	SD9	AJ20
PIDE_CS3#	AC29	PDCS1#	R28	SDCS#1	U27	SD10	AH21
PIDE_D0	AE29	PD0	V28	SD0	V28	SD11	AJ9
PIDE_D1	AE27	PD1	W28	SD1	W28	SD12	AK15
PIDE_D2	AG29	PD2	Y30	SD2	W27	SD13	AK20
PIDE_D3	AH30	PD3	AA30	SD3	W27	SD14	
PIDE_D4	AH28	PD4	Y28	SD4	W27	SD15	
PIDE_D5	AK29	PD5	Y28	SD5	U27		
PIDE_D6	AK28	PD6	Y29	SD6			
PIDE_D7	AH27	PD7	Y29	SD7			
PIDE_D8	AG27	PD8	Y29	SD8			
PIDE_D9	AJ28	PD9	Y29	SD9			
PIDE_D10	AJ29	PD10	Y29	SD10			
PIDE_D11	AH29	PD11	Y29	SD11			
PIDE_D12	AG28	PD12	Y29	SD12			
PIDE_D13	AG30	PD13	Y29	SD13			
PIDE_D14	AG20	PD14	Y29	SD14			
PIDE_D15	AE28	PD15	Y29	SD15			




緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsein 221, Taiwan, R.O.C.

Title: **SB400 ACPI/GPIO/SATA/IDE (2 of 5)**


Size A3 Document Number **W37** Rev **SB**

Date: Friday, April 15, 2005 Sheet 19 of 51

<http://laptop-motherboard-schematic.blogspot.com/>







緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title SB400 POWER/DECOUPLING	
Size A3	Document Number W37
Date: Friday, April 15, 2005	Sheet 20 of 51
Rev SB	



Lynx Board Version Setting

Ver.	PCB_VER0	PCB_VER1
SA	0	0
SB	0	1
SC	1	0
SD	1	1



<http://laptop-motherboard-schematic.blogspot.com/>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB400 AC97/USB**

Size A3 Document Number **W37** Rev **SB**

Date: Tuesday, March 15, 2005 Sheet 21 of 51


18 AUTO_ON#
21,24,32 AC97_DOUT
18 RTC_CLK
21,33 SPDIF_OUT_STRAP
18,29 CLK33_LAN
18,31 CLK33_MINI
18,34 CLK33_KBC
18,37 PCLK_FWH
18 CLK33_LPCROM
18 PCI_CLK7
18 PCI_CLK8



REQUIRED SYSTEM STRAPS

	ACPWON	AC_SDOUT	RTC_CLK	SPDIF_OUT	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	PCI_CLK6	PCI_CLK7	PCI_CLK8
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	INTERNAL RTC DEFAULT	SIO 24MHz	48MHZ-Clock Input Buffer DEFAULT	USB PHY PWRDOWN DISABLE DEFAULT	USB INT PLL48 DEFAULT	14MHZ OSC MODE DEFAULT	CPU I/F=K8 DEFAULT	ROM TYPE H,H=PCI (X Bus) ROM H,L=LPC ROM I	
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	EXTENNAL RTC (NOT SUPPORTED W/IT8712)	SIO 48MHz DEFAULT	48MHZ-Crystal Pad	USB PHY PWRDOWN ENABLE	USB EXT. 48MHZ	14MHZ XTAL MODE	CPU I/F=P4	L,H=LPC ROM II L,L=Firmware Hub ROM	

19 PDAACK#
18,26,29,31 PCI_AD31
18,26,29,31 PCI_AD30
18,26,29,31 PCI_AD29
18,26,29,31 PCI_AD28
18,26,29,31 PCI_AD27
18,26,29,31 PCI_AD26
18,26,29,31 PCI_AD25
18,26,29,31 PCI_AD24
18,26,29,31 PCI_AD23



DEBUG STRAPS

	PDAACK#	PCI_AD31	PCI_AD30	PCI_AD29	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
STRAP HIGH	USE LONG RESET DEFAULT	RESERVED	RESERVED	RESERVED	RESERVED	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	RESERVED
STRAP LOW	USE SHORT RESET					USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	

<http://laptop-motherboard-schematic.blogspot.com/>








緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SB400 STRAPPING PIN**

Size A3 Document Number **W37** Rev **SB**


Date: Tuesday, March 15, 2005 Sheet 22 of 51

USB PORT




緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB and MDC I/F	
Size A3	Document Number W37
Date: Friday, March 25, 2005	Sheet 24 of 51
	Rev SB

HD Connector





Connector change

SATA HD Connector



CD-ROM CONNECTOR





INTA# CARBUS 1
 INTB# CARBUS 2
 INT# 1394
 INTD# CARD READER






All 1394 signals must be routed on top side only
 Differential pairs of each ports should have equal trace length
 Stubs must be keep as short as possible

Bypass/Decoupling Capacitors
 Should be places as close to
 PCI7421 as possible

<http://laptop-motherboard-schematic.blogspot.com/>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Power switch



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
TI PCI7411 GHK (2 of 2)

Size A3 Document Number **W37** Rev **SB**



Date: Tuesday, March 15, 2005 Sheet 27 of 51

LAN Connector

10/100



Green - 100M
Yellow - Active
Orange - 10M

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 6mil separation.
6. 36mil between pairs and any other signal trace.
7. 12 mil between other pairs.
8. Must not cross ground moat.




10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6

18,22,26,29 PCI_AD[31..0] <<<



<http://laptop-motherboard-schematic.blogspot.com/>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		MINI-PCI	
Size A3	Document Number	W37	
Date: Tuesday, March 15, 2005	Sheet 31	of	51
			Rev SB






SUBWOOFER CONN.

output is 2.5W when Rf is 15K, speaker is 4 ohm

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			AUDIO (1/2) -- CODEC VT1612A		
Size	Document Number		Rev		SB
A3	W37				
Date:	Thursday, March 24, 2005	Sheet	32	of	51



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Title			Audio AMP and Jack		
Size	Document Number	Date: Friday, April 15, 2005		Sheet	33 of 51
A3	W37				
Rev					SB

<http://laptop-motherboard-schematic.blogspot.com/>



Keyboard matrix (from vendor)

	US	Eur	Jap	Ohter
MATRIXID1#	1	0	1	0
MATRIXID2#	1	1	0	0

KROW8	1	2	C595	SC1000P50V
KROW7	1	2	C641	SC1000P50V
KROW6	1	2	C594	SC1000P50V
KROW5	1	2	C640	SC1000P50V
KROW4	1	2	C593	SC1000P50V
KROW3	1	2	C639	SC1000P50V
KROW2	1	2	C592	SC1000P50V
KROW1	1	2	C638	SC1000P50V
KCOL16	1	2	C591	SC1000P50V
KCOL15	1	2	C637	SC1000P50V
KCOL14	1	2	C636	SC1000P50V
KCOL13	1	2	C590	SC1000P50V
KCOL12	1	2	C635	SC1000P50V
KCOL11	1	2	C589	SC1000P50V
KCOL10	1	2	C634	SC1000P50V
KCOL9	1	2	C588	SC1000P50V
KCOL8	1	2	C633	SC1000P50V
KCOL7	1	2	C587	SC1000P50V
KCOL6	1	2	C632	SC1000P50V
KCOL5	1	2	C586	SC1000P50V
KCOL4	1	2	C631	SC1000P50V
KCOL3	1	2	C585	SC1000P50V
KCOL2	1	2	C630	SC1000P50V
KCOL1	1	2	C629	SC1000P50V
KBC_MATRIX0	1	2	C583	SC1000P50V
KBC_MATRIX1	1	2	C584	SC1000P50V




Internal KeyBoard Connector




LAUNCH KEY BUTTON DEFINATION

FAN_CONTROL	KROW2	KCOL17
WIRELESS	KROW1	KCOL17

TOUCHPAD BUTTON SWITCH



TouchPad Connector




<http://laptop-motherboard-schematic.blogspot.com/>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.


Title: **LAUNCH / TOUCHPAD / KB CONN**

Size A3 Document Number **W37** Rev SB


Date: Wednesday, April 06, 2005 Sheet 35 of 51



ROM SIZE MAX. 512KBYTE




TOP VIEW






(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD






Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46








Run Power




Power On Logic

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
PWR CTL LOGIC / PWR PLANE		
Size	Document Number	Rev
A3	W37	SB
Date: Friday, March 25, 2005	Sheet 38 of 51	




By Sourcer request change
P/N:
From 74.00393.D21
To 74.00393.F21









緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	POWERGOOD&ENABLES(1/2)
Size	Document Number
Custom	W37
Date:	Tuesday, March 15, 2005
Sheet	39 of 51
Rev	SB

RS480M POWER GOOD CIRCUIT



Title		
POWERGOOD&ENABLES(2/2)		
Size	Document Number	Rev
A3	W37	SB
Date:	Tuesday, March 15, 2005	Sheet 40 of 51

CPU_CORE
Intersil 6559CR + ISL6207CB*2 (Dummy *1)




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Block Diagram**

Size: A3 Document Number: **W37** Rev: SB

Date: Monday, March 14, 2005 Sheet: 41 of 51

Vdrop is over spec under max loading




Gain value large, then bandwidth large!
=> 2.74K or 3.65K

$$Rt = 10^{[11.09 - 1.13 \log(fs)]}$$

Rt=107K, => fs=230KHz
But real freq.=270KHz

Panasonic 25V / E1 Cap.
8.5*6.5mm / SMD
ESR=0.26ohm, Iripple=0.3A
FX Serial

Main Source:
KEMET 2D5V/ 330uF / ESR=9mohm / Iripple=3.7A / ST330U2D5VDM-3
80.3371V.191/ 7.3*4.3*1.9 / NT\$:9.0
2'nd Source:
Panasonic 2V/ 330uF / ESR=9mohm / Iripple=3.0A/ SE330U2VDM-2
79.33719.20A/ 7.3*4.3*1.9 / NT\$:9.5



Place close to ISL6559
Iocset=90uA ; Iocp=1.5*I(full)
90uA/1.5=60uA----> respect to Full load
If full load is 44A
60uA*Rsen = (44A/2) * (6.8m/2) * 1.3
Rsen ~ 1.62K

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU Vcore Power_1		
Size	Document Number	Rev
A3	W37	SB
Date:	Friday, April 15, 2005	Sheet 42 of 51





TABLE 1. VOLTAGE IDENTIFICATION CODES

VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	1.550
0	0	0	0	1	1.525
0	0	0	1	0	1.500
0	0	0	1	1	1.475
0	0	1	0	0	1.450
0	0	1	0	1	1.425
0	0	1	1	0	1.400
0	0	1	1	1	1.375
0	1	0	0	0	1.350
0	1	0	0	1	1.325
0	1	0	1	0	1.300
0	1	0	1	1	1.275
0	1	1	0	0	1.250
0	1	1	0	1	1.225
0	1	1	1	0	1.200
0	1	1	1	1	1.175
1	0	0	0	0	1.150
1	0	0	0	1	1.125
1	0	0	1	0	1.100
1	0	0	1	1	1.075
1	0	1	0	0	1.050
1	0	1	0	1	1.025
1	0	1	1	0	1.000
1	0	1	1	1	0.975
1	1	0	0	0	0.950
1	1	0	0	1	0.925
1	1	0	1	0	0.900
1	1	0	1	1	0.875
1	1	1	0	0	0.850
1	1	1	0	1	0.825
1	1	1	1	0	0.800
1	1	1	1	1	Shutdown



TI TPS5130 for 1D2V, 3D3V, 5V


(1D2V=>CH1 , 3D3V=>CH2 , 5V =>CH3)

For 5V
SETTING=5.0915V

For 3.3V
SETTING=3.349V

For 1.2V
SETTING=1.217V

$$V_o = (R1 * 0.85) / R2 + 0.85$$








	Condition	Voltage
PWM_SEL	H : Auto PWM/SKIP	2.2V (Min) ~
	L : PWM fixed (300KHz)	~0.3V (Max)

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

<http://laptop-motherboard-schematic.blogspot.com/>

TI TPS5130 for 1D2V, 5V, 3D3V

(1D2V=>CH1 , 5V=>CH2 , 3D3V =>CH3)





<http://laptop-motherboard-schematic.blogspot.com/>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
TI TPS5130 1D2V/3D3V/5V (2/2)	
Title	Rev SB
Size A3	Document Number W37
Date: Monday, April 18, 2005	Sheet 46 of 51

5V_AUX_S5


5/17 power team change




<Variant Name>		
緯創資通 Wistron Corporation		
<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>		
Title		
1D25V_LDO/5V_AUX		
Size	Document Number	Rev
A3		SB
Date:	Monday, March 14, 2005	Sheet 47 of 51

SB





















Adaptor in to generate DCBATOUT



BATTERY CONNECTOR











緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title AD/BAT CONN			
Size A3	Document Number W37	Rev SB	
Date: Tuesday, March 15, 2005		Sheet 49	of 51




緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: EMI COMPONENTS		
Size: A3	Document Number: W37	Rev: SB
Date: Friday, March 25, 2005	Sheet: 50	of: 51


<http://laptop-motherboard-schematic.blogspot.com/>



SB



34.46i15.001 34.46i14.001 34.46i13.001 34.46i14.001



34.46i12.001 34.46i13.001 34.4B301.001

DY DY

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MISC			
Size	Document Number	Rev	
A3	W37	SB	
Date:	Monday, April 18, 2005	Sheet	51 of 51