


# Diamond-3 Intel Calpella Platform with Discrete GFX



## PCB STACK UP 8L






- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

Table of Contents


PAGE	DESCRIPTION
01	BLOCK DIAGRAM
02	FRONT PAGE
03	CLOCK GENERATOR
04-07	Auburndale PROCESSER
08-13	Ibex Peak-M
14-15	DDRIII SO-DIMM
16	LCD & LID CON
17	HDMI PORT(PS8101)
18	CRT CONN
19	AUDIO CODEC(ALC269Q)
20	LAN(8111DL)
21	SATA HDD/CD-ROM
22	USB X2/SIM_CARD/LEDs/RF
23	CARD READER/USB/SIM CONN
24	MINI-Card (WWAN)
25	MINI-Card (WLAN)
26	ONFI
27	Express Card
28	K/B, T/P
29	BlueTooth
30	FAN /THERMAL
31	G-SENSOR
32	B TO B CON
33	TPM & RFID EEPROM
34	KBC IT8502E
35	HOLD & SKEW
36	Discharge
37	Charger (ISL88731)
38	DDR3/0.75V(TPS51116REGR)
39	1.05V_VTT (RT8204)
40	3V/5V (ISL6237IRZ-T)
41	CPU (ISL62882)
42	GFX_VCC (MAX17028)
43	XDP & JTAG
44	Power Block Dianram
45	Schematic Value Descript
46	BOM Matrix Table

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+20V	16,36,37,38,39,40,41,42	MAIN POWER		S0-S5
+3VRTC	+3.0V~+3.3V	9,12,34	RTC		S0-S5
3VPCU	+3.3V	9,16,20,23,28,32,34,36,37,40,42	ITE8502 POWER	3V5V_EN	S0-S5
5VPCU	+5V	36,37,38,39,40,42	DC/DC POWER IC SOURCE	3V5V_EN	S0-S5
+15V	+15V	16,31,36,38,39,40	LARGE POWER	3V5V_EN	S0-S5
LANVCC	+3.3V	20,36	LAN POWER	LAN_ON	
5V_S5	+5V	12,22,23,36	PCH SUS POWER	S5_ON	S0-S3
3V_S5	+3.3V	8,9,10,11,12,36	Sys Management,PCH Resume Well, Intel HD Audio,USB,WLAN,WiMAX POWER	S5_ON	S0-S3
5VSUS	+5V	16,32,36,41,42	SLP_S4# CTRLD POWER	SUSON	S0-S3
3VSUS	+3.3V	8,23,27,34,36,42	SLP_S4# CTRLD POWER	SUSON	S0-S3
1.5VSUS	+1.5V	4,6,12,14,15,36,38,39	DDR3 SODIMM POWER	SUSON	S0-S3
0.75VSMDDR_VTERM	+0.75V	14,15,36,38	DDR3 SODIMM REFERENCE POWER	MAINON	S0
+5V	+5V	8,12,16,17,18,19,21,28,30,34,36,37	SLP_S3# CTRLD POWER	MAINON	S0
+3V	+3.3V	3,4,8,9,10,11,12,14,15,16,17,18,19,20,21,22,23,24,25,26,27,29,30,31,32,33,34,36,37,38,39,40,41,42,43	SLP_S3# CTRLD POWER	MAINON	S0
+1.8V	+1.8V	6,12,26,36,42	LVDS,NVM POWER	MAINON	S0
+1.5V	+1.5V	12,24,25,27,38,39	Mini PCIe,Express Card POWER	MAIND	S0
+1.05V_VTT	+1.05V	3,4,6,8,10,11,12,36,39,41,43	AuBurndale VTT POWER/PCH CORE POWER	MAINON	S0
+VCC_GFX_CORE		6,36,42	VGA CORE POWER	GFXVR_EN	S0
VCC_CORE		6,36,41	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	16	LCD Power	ENVDD	S0
+5V_ODD	+5V	21	ODD Power	MAINON#	S0
+5V_HDD	+5V	21	HDD Power	MAINON#	S0
BAT-V	+10V~+17V	37	MAIN BATTERY	CHG_PBATT	S0-S5




CPU_SEL	0	1
	CPU0/1=133MHz (default)	CPU0/1=100MHz







ARRANDALE PROCESSOR (DMI, PEG, FDI)

ARRANDALE PROCESSOR (CLK, MISC, JTAG)







Layout Note:  
Place this test point on top side



PEG_C_TXN15	C604	0.1u10VXSR_4	PEG_TXN15	C598	0.1u10VXSR_4	PEG_TXP15
PEG_C_TXN14	C596	0.1u10VXSR_4	PEG_TXN14	C599	0.1u10VXSR_4	PEG_TXP14
PEG_C_TXN13	C593	0.1u10VXSR_4	PEG_TXN13	C588	0.1u10VXSR_4	PEG_TXP13
PEG_C_TXN12	C587	0.1u10VXSR_4	PEG_TXN12	C580	0.1u10VXSR_4	PEG_TXP12
PEG_C_TXN11	C579	0.1u10VXSR_4	PEG_TXN11	C578	0.1u10VXSR_4	PEG_TXP11
PEG_C_TXN10	C577	0.1u10VXSR_4	PEG_TXN10	C573	0.1u10VXSR_4	PEG_TXP10
PEG_C_TXN9	C572	0.1u10VXSR_4	PEG_TXN9	C568	0.1u10VXSR_4	PEG_TXP9
PEG_C_TXN8	C564	0.1u10VXSR_4	PEG_TXN8	C561	0.1u10VXSR_4	PEG_TXP8
PEG_C_TXN7	C560	0.1u10VXSR_4	PEG_TXN7	C557	0.1u10VXSR_4	PEG_TXP7
PEG_C_TXN6	C556	0.1u10VXSR_4	PEG_TXN6	C553	0.1u10VXSR_4	PEG_TXP6
PEG_C_TXN5	C552	0.1u10VXSR_4	PEG_TXN5	C546	0.1u10VXSR_4	PEG_TXP5
PEG_C_TXN4	C543	0.1u10VXSR_4	PEG_TXN4	C541	0.1u10VXSR_4	PEG_TXP4
PEG_C_TXN3	C540	0.1u10VXSR_4	PEG_TXN3	C537	0.1u10VXSR_4	PEG_TXP3
PEG_C_TXN2	C536	0.1u10VXSR_4	PEG_TXN2	C529	0.1u10VXSR_4	PEG_TXP2
PEG_C_TXN1	C526	0.1u10VXSR_4	PEG_TXN1	C525	0.1u10VXSR_4	PEG_TXP1
PEG_C_TXN0	C524	0.1u10VXSR_4	PEG_TXN0	C523	0.1u10VXSR_4	PEG_TXP0

Platform	ERB	CRB
REPDES	STUFF	NO_STUFF
R205	STUFF	NO_STUFF
R206	NO_STUFF	STUFF




Scan Chain (Default)	STUFF -> R337, R340, R343 NO STUFF -> R341, R339
CPU Only	STUFF -> R337, R341 NO STUFF -> R340, R339, R343
GMCH Only	STUFF -> R339, R343 NO STUFF -> R337, R341, R340

**PROJECT: GC9A**  
Quanta Computer Inc.

Size: Custom Document Number: AUBURDA 1/4 Rev: RA


Date: Monday, December 28, 2009 Sheet 4 of 55




**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>AUBURNDA 2/4</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 5	of 55

ARRANDALE PROCESSOR (GRAPHICS POWER)






AUBURNDALE PROCESSOR (POWER)





ARRANDALE PROCESSOR (GND)

ARRANDALE PROCESSOR ( RESERVED, CFG)



	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom  
 Document Number: AUBURND4 4/4 (GND)  
 Date: Monday, December 28, 2009  
 Sheet 7 of 55  
 Rev 1A








### RTC Circuitry

CMOS Settings	J2
Clear CMOS	1-2
Save CMOS	1-X (Default)

TPM Settings	J3
Clear ME RTC registers	1-2
Save ME RTC registers	1-X (Default)





### IBEX PEAK-M (HDA, JTAG, SATA)



INVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRs















HDA\_DOCK\_EN# has a weak internal pull-up.  
High : the security measures defined in the Flash Descriptor will be in effect (default).  
Low : the Flash Descriptor Security will be overridden.

Distance between the PCH and cap on the "P" signal should be identical distance between the PCH and cap on the "N" signal for the same pair.






IBEX PEAK-M (PCI, USB, NVRAM)

IBEX PEAK-M (PCI-E, SMBUS, SMBUS)




PCI_GNT0#	PCI_GNT1#	Boot BIOS Location
0	0	LPC
0	1	PCI
1	0	Reserved (NAND)
1	1	SPI

IBEX PEAK-M (GPIO, VSS\_NCTF, RSVD)




Board ID For Function	ID3 GPIO39	ID2 GPIO38	ID1 GPIO37	ID0 GPIO36
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0


Model ID	MODEL_ID0
14"	0
15"	1



TPM physical presence	
PCH_GPIO57	Low: Default



SV_SET_UP	1-X High = Strong (Default)




**PROJECT: GC9A**  
**Quanta Computer Inc.**



Size: Custom | Document Number: IBEX PEAK-M 4/6 | Rev: 1A

Date: Monday, January 04, 2010 | Sheet: 11 of 55

IBEX PEAK-M (POWER)







IBEX PEAK-M (GND)





**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom Document Number **IBEX PEAK-M 6/6** Rev 1A

Date: Monday, December 28, 2009 1 Sheet 13 of 55








**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>DDR3 DIMM-1(H=9.2)</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 15	of 55



(4) PEG\_TXP[0..15]  
(4) PEG\_TXN[0..15]

PEG\_RXP[0..15] (4)  
PEG\_RXN[0..15] (4)




PEG_TXP0	AF30	PCIE_RX0P	PCIE_TX0P	AH30	PEG_C_RXP0
PEG_TXN0	AE31	PCIE_RX0N	PCIE_TX0N	AG31	PEG_C_RXN0
PEG_TXP1	AE29	PCIE_RX1P	PCIE_TX1P	AG29	PEG_C_RXP1
PEG_TXN1	AD28	PCIE_RX1N	PCIE_TX1N	AF28	PEG_C_RXN1
PEG_TXP2	AD30	PCIE_RX2P	PCIE_TX2P	AF27	PEG_C_RXP2
PEG_TXN2	AC31	PCIE_RX2N	PCIE_TX2N	AF26	PEG_C_RXN2
PEG_TXP3	AC29	PCIE_RX3P	PCIE_TX3P	AD27	PEG_C_RXP3
PEG_TXN3	AB28	PCIE_RX3N	PCIE_TX3N	AD26	PEG_C_RXN3
PEG_TXP4	AB30	PCIE_RX4P	PCIE_TX4P	AC25	PEG_C_RXP4
PEG_TXN4	AA31	PCIE_RX4N	PCIE_TX4N	AB25	PEG_C_RXN4
PEG_TXP5	AA29	PCIE_RX5P	PCIE_TX5P	Y23	PEG_C_RXP5
PEG_TXN5	Y28	PCIE_RX5N	PCIE_TX5N	Y24	PEG_C_RXN5
PEG_TXP6	Y30	PCIE_RX6P	PCIE_TX6P	AB27	PEG_C_RXP6
PEG_TXN6	W31	PCIE_RX6N	PCIE_TX6N	AB26	PEG_C_RXN6
PEG_TXP7	W29	PCIE_RX7P	PCIE_TX7P	Y27	PEG_C_RXP7
PEG_TXN7	V28	PCIE_RX7N	PCIE_TX7N	Y26	PEG_C_RXN7
PEG_TXP8	V30	PCIE_RX8P	PCIE_TX8P	W24	PEG_C_RXP8
PEG_TXN8	U31	PCIE_RX8N	PCIE_TX8N	W23	PEG_C_RXN8
PEG_TXP9	U29	PCIE_RX9P	PCIE_TX9P	V27	PEG_C_RXP9
PEG_TXN9	T28	PCIE_RX9N	PCIE_TX9N	U26	PEG_C_RXN9
PEG_TXP10	T30	PCIE_RX10P	PCIE_TX10P	U24	PEG_C_RXP10
PEG_TXN10	R31	PCIE_RX10N	PCIE_TX10N	U23	PEG_C_RXN10
PEG_TXP11	R29	PCIE_RX11P	PCIE_TX11P	T26	PEG_C_RXP11
PEG_TXN11	P28	PCIE_RX11N	PCIE_TX11N	T27	PEG_C_RXN11
PEG_TXP12	P30	PCIE_RX12P	PCIE_TX12P	T24	PEG_C_RXP12
PEG_TXN12	N31	PCIE_RX12N	PCIE_TX12N	T23	PEG_C_RXN12
PEG_TXP13	N29	PCIE_RX13P	PCIE_TX13P	P27	PEG_C_RXP13
PEG_TXN13	M28	PCIE_RX13N	PCIE_TX13N	P26	PEG_C_RXN13
PEG_TXP14	M30	PCIE_RX14P	PCIE_TX14P	P24	PEG_C_RXP14
PEG_TXN14	L31	PCIE_RX14N	PCIE_TX14N	P23	PEG_C_RXN14
PEG_TXP15	L29	PCIE_RX15P	PCIE_TX15P	M27	PEG_C_RXP15
PEG_TXN15	K30	PCIE_RX15N	PCIE_TX15N	N26	PEG_C_RXN15

PEG_C_RXP0	0.1U/10V/X5R_4	C9014	PEG_RXP0
PEG_C_RXP1	0.1U/10V/X5R_4	C9024	PEG_RXP1
PEG_C_RXP2	0.1U/10V/X5R_4	C9031	PEG_RXP2
PEG_C_RXP3	0.1U/10V/X5R_4	C9044	PEG_RXP3
PEG_C_RXP4	0.1U/10V/X5R_4	C9049	PEG_RXP4
PEG_C_RXP5	0.1U/10V/X5R_4	C9060	PEG_RXP5
PEG_C_RXP6	0.1U/10V/X5R_4	C9055	PEG_RXP6
PEG_C_RXP7	0.1U/10V/X5R_4	C9073	PEG_RXP7
PEG_C_RXP8	0.1U/10V/X5R_4	C9072	PEG_RXP8
PEG_C_RXP9	0.1U/10V/X5R_4	C9089	PEG_RXP9
PEG_C_RXP10	0.1U/10V/X5R_4	C9086	PEG_RXP10
PEG_C_RXP11	0.1U/10V/X5R_4	C9108	PEG_RXP11
PEG_C_RXP12	0.1U/10V/X5R_4	C9098	PEG_RXP12
PEG_C_RXP13	0.1U/10V/X5R_4	C9112	PEG_RXP13
PEG_C_RXP14	0.1U/10V/X5R_4	C9124	PEG_RXP14
PEG_C_RXP15	0.1U/10V/X5R_4	C9122	PEG_RXP15
PEG_C_RXN0	0.1U/10V/X5R_4	C9015	PEG_RXN0
PEG_C_RXN1	0.1U/10V/X5R_4	C9027	PEG_RXN1
PEG_C_RXN2	0.1U/10V/X5R_4	C9037	PEG_RXN2
PEG_C_RXN3	0.1U/10V/X5R_4	C9038	PEG_RXN3
PEG_C_RXN4	0.1U/10V/X5R_4	C9053	PEG_RXN4
PEG_C_RXN5	0.1U/10V/X5R_4	C9068	PEG_RXN5
PEG_C_RXN6	0.1U/10V/X5R_4	C9059	PEG_RXN6
PEG_C_RXN7	0.1U/10V/X5R_4	C9080	PEG_RXN7
PEG_C_RXN8	0.1U/10V/X5R_4	C9063	PEG_RXN8
PEG_C_RXN9	0.1U/10V/X5R_4	C9092	PEG_RXN9
PEG_C_RXN10	0.1U/10V/X5R_4	C9081	PEG_RXN10
PEG_C_RXN11	0.1U/10V/X5R_4	C9100	PEG_RXN11
PEG_C_RXN12	0.1U/10V/X5R_4	C9093	PEG_RXN12
PEG_C_RXN13	0.1U/10V/X5R_4	C9109	PEG_RXN13
PEG_C_RXN14	0.1U/10V/X5R_4	C9127	PEG_RXN14
PEG_C_RXN15	0.1U/10V/X5R_4	C9114	PEG_RXN15

(10) CLK\_PCIE\_VGA  
(10) CLK\_PCIE\_VGA#

(10) PCI\_RST#



100 MHz (+/-300 ppm) input frequency,  
0-0.7 V single-ended swing.  
clock must be provided less than 400ns  
after CLKREQ# is asserted

**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size Custom Document Number VGA-M92-XT (PCIe) 1/7 Rev 1A

Date: Monday, December 28, 2009 Sheet 16 of 55


MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG2 GPIO13	CFG1 GPIO12	CFG0 GPIO11	
128MB	0	0	0	
256MB	0	0	1	
64MB	0	1	0	
512MB	1	0	0	






Memory Straps	RAM_TYPE	RAM_TYPE	RAM_TYPE	RAM_TYPE
	CFG3	CFG2	CFG1	CFG0
800MHz 512MB(64M*16) Samsung K4W1G1646E-HC12	0	0	0	1
800MHz 512MB(64M*16) Hynix H5TQ1G63BFR-12C	0	0	1	0




















GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	G NOTE Setting
GPIO0	GPIO0 - TX_PWRNS_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN2_EN (5.0 GT/s Enable) 0: Default, (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO5_5_AC_BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 3.3 V	1
GPIO6	ATI Internal use only	0
GPIO8	ATI reserved configuration straps.	0
GPIO9	VGA Disable 0 - VGA Controller capacity enabled 1 - The device will not recognized as the system's VGA controller.	0
GPIO22	Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	0
HSYNC	AUD[1:0] 00 - No audio function 01 - Audio for DisplayPort and HDMI if adapter is detected 10 - Audio for DisplayPort only 11 - Audio for both DisplayPort and HDMI	1
VSYN		1





	SS DISABLE	SS ENABLE
R3079	DE-POP	POP
R3080	POP	DE-POP







PROJECT: GC9A  
Quanta Computer Inc.  
Date: Monday, January 04, 2010 Sheet 18 of 55

U9003C PART 3 OF 10




DIVIDER RESISTORS	DDR3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom | Document Number: **VGA-M92-XT (MEMORY/THERM) 4/7** | Rev: 1A


Date: Monday, December 28, 2009 | Sheet: 19 of 55



MB ASSY PN	Memory Straps	Part Number	Manufacturer
31GC5MB0000	800MHz 512MB(64M*16)	AKD5LZGTW00	QuantaBuy
		AKD5LZGTW02	VOL B/S
			QuantaBuy
			VOL B/S
			QuantaBuy
			VOL B/S
			QuantaBuy
			VOL B/S


**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom | Document Number: VGA-M92-XT (DDR3\_512M/256M) 5/7 | Rev: 1A  
 Date: Monday, December 28, 2009 | Sheet: 20 of 55





# TMDP(HDMI) INTERFACE

# LVDS INTERFACE



for DP interface use









for DP interface use




**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>VGA-M92-XT (TMDP I/F) 7/7</b>	Rev 1A
Date: Monday, December 28, 2009		Sheet 22 of 55









Default : Low : Display port  
High : Dongle attache(convert to DVI)

Reserve For ESD  
Close connector





Close to display port connector

DPA_LANE0_N_R	C245	0.1U/10V/XSR_4	DPA_LANE0_N_C
DPA_LANE0_P_R	C244	0.1U/10V/XSR_4	DPA_LANE0_P_C
DPA_LANE1_N_R	C391	0.1U/10V/XSR_4	DPA_LANE1_N_C
DPA_LANE1_P_R	C390	0.1U/10V/XSR_4	DPA_LANE1_P_C
DPA_LANE2_N_R	C247	0.1U/10V/XSR_4	DPA_LANE2_N_C
DPA_LANE2_P_R	C246	0.1U/10V/XSR_4	DPA_LANE2_P_C
DPA_LANE3_N_R	C254	0.1U/10V/XSR_4	DPA_LANE3_N_C
DPA_LANE3_P_R	C253	0.1U/10V/XSR_4	DPA_LANE3_P_C

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	Display Port	1A
Date: Monday, December 28, 2009	Sheet 24	of 55














**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size: Custom | Document Number: **CRT CONN** | Rev: 1A

Date: Monday, December 28, 2009 | Sheet 25 of 55


HDAudio Codec



	VA	VB
R310	3.3K	2K
R640	ASM	
R644		ASM






PI3L500-AZFEX /TS3L500AERHUR







### SATA Connector.



### ODD Connector




**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>SATA (HDD&amp;CD_ROM)</b>	Rev 1A
Date: Tuesday, January 05, 2010	Sheet 29	of 55




USBX1



Support Black-berry function







USB X1----> Wire to board conn





	w/ AO03	w/o AO03
R40	NO ASM	ASM
R41	NO ASM	ASM
U52	ASM	NO ASM
R622	ASM	NO ASM
R624	ASM	NO ASM
R626	ASM	NO ASM
C676	ASM	NO ASM

USB 1

USB + E-SATA



E-SATA RE-DRIVER





EC-A-01

**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size: Custom    Document Number: **USB X1/USB+ESATA**    Rev 1A

Date: Monday, December 28, 2009    Sheet 30 of 55

(12,30,44) 5V\_S5  
 (9,23,28,35,40,41,44,45,48,50) +3V  
 (3,4,8,9,10,11,12,14,15,17,23,24,25,26,28,29,30,32,33,34,35,36,38,39,40,41,42,44,46,47,48,49,51) 3VPCU  
 (9,34,35,44,50) 3VSUS




**SIM Card CONN**







	w/ WWAN	w/o WWAN
CN29	ASM	NO ASM
U46	ASM	NO ASM
C480 - C481	ASM	NO ASM
C483 - C485	ASM	NO ASM

**Layout Note:**  
 UIM\_RESET, UIM\_CLK, UIM\_DATA routing as short as possible



**FRONT LEDs**




**PROJECT: GC9A**  
**Quanta Computer Inc.**




Size: Custom | Document Number: **USB X2/SIM\_CARD/LEDs/RF** | Rev: 1A

Date: Tuesday, January 05, 2010 | Sheet 31 of 55

MiniCard WWAN connector




	w/ WWAN	w/o WWAN
CN27	ASM	NO ASM
R489	ASM	NO ASM
R484	ASM	NO ASM
R483	ASM	NO ASM
C1000~C1004	ASM	NO ASM








**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom | Document Number: MINI-Card (UWB, WWAN) | Rev: 1A

Date: Monday, December 28, 2009 | Sheet 32 of 55




PCI-Express TX and RX direct to connector




**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>MINI-Card (WLAN)</b>	Rev 1A
Date: Monday, December 28, 2009		Sheet 33 of 55







# Express Card





+1.5V\_CARD Max. 650mA, Average 500mA.  
 +3V\_CARD Max. 1300mA, Average 1000mA.

20090928  
 avoid current leakage  
 (4,10,28,31,32,33,39,42) PLTRST#



**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>Express Card</b>	Rev 1A
Date: Monday, December 28, 2009	Sheet 34	of 55





# BLUETOOTH

(3,4,8,9,10,11,12,14,15,17,23,24,25,26,28,29,30,31,32,33,34,35,38,39,40,41,42,44,46,47,48,49,51)

+3V


# 36




		
<b>PROJECT: GC9A</b>		
<b>Quanta Computer Inc.</b>		
Size Custom	Document Number <b>B/T</b>	Rev 1A
Date: Monday, December 28, 2009		Sheet 36 of 55

KEYBOARD


KEYBOARD connector




(12,18,21,24,25,26,29,35,38,44) +5V  
(9,23,28,31,35,40,41,44,45,48,50) 3VPCU



Touch pad




TRACK POINT






**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size Custom	Document Number	Rev 1A
K/B, T/P		
Date: Monday, December 28, 2009	Sheet 37	of 55






# FAN CONTROL




		<b>PROJECT: GC9A</b>	
		<b>Quanta Computer Inc.</b>	
Size Custom	Document Number <b>FAN &amp; THERMAL</b>	Rev 1A	
Date: Monday, December 28, 2009	Sheet 38	of 55	

### G-SENSOR (2-Axial)



### Discrete TPM




supplier P/N:ST19NP18ER28PVMR  
 Quanta P/N:AL19NP18K13  
 F/P:tssop28-6\_4-65-1\_2h

**PROJECT: GC9A**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>G-SENSOR/Discrete TPM</b>	Rev 1A
Date: Monday, December 28, 2009 Sheet 39 of 55		


### Daughter Boards for LEDs & Ports


#### FFC TO KBD LEFT SIDE CONNECTOR



#### FFC TO LED RIGHT SIDE CONNECTOR




		<b>PROJECT: GC9A</b>	
		<b>Quanta Computer Inc.</b>	
Size Custom	Document Number <b>Daughter Boards</b>	Rev 1A	
Date: Monday, December 28, 2009	Sheet 40	of 55	




**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size: Custom    Document Number: **Docking CON**    Rev: 1A


Date: Monday, January 04, 2010    Sheet: 41    of 55
















### For PCH 32Mbit (4M Byte), SPI



## RFID





**PROJECT: GC9A**  
**Quanta Computer Inc.**




**PROJECT: GC9A**  
**Quanta Computer Inc.**

DISCHARGE


+3.3V, +5V




3V\_S5, 5V\_S5




+VCC\_GFX\_CORE, +1.1V\_GFX\_PCIE





LANVCC




VCC\_CORE








3VSUS, 5VSUS













+1.05V\_VTT  
Fs=350K  
TDC : 25A(Imax)  
OCP : 30A



5VPCU  
 Fs=400K  
 TDC : 6.8A(I<sub>max</sub>)  
 OCP : 8.2A

3VPCU  
 Fs=500K  
 TDC : 8.2A(I<sub>max</sub>)  
 OCP : 9.8A



Close to Phase 1 Inductor

Place these CAPs close to FETs

Place these CAPs close to FETs

DCR=1.1mOhm Load Line and OCP setting

Load Line is 2mV/A  
 $1.1m/2 \times 0.763 = 419.65\mu$   
 $419.65\mu / 1.21K = 346p$   
 $346p \times 2 \times 2.87K = 1.99m$

OCP  
 $40\mu A / 2 \times 1.21K = 24.2mV$   
 $24.4mV / 0.763 = 31.72mV$   
 $31.72mV \times 2 / 1.1m = 57.66A$


Panasonic ERT-J1VR103J

Load Line setting to 2mV/A

**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom	CPU (ISL62882)	1A


Date: Monday, December 28, 2009 Sheet 49 of 55



+VCC\_GFX\_CORE  
 Fs=300K  
 TDC : 20A(I<sub>max</sub>)  
 OCP : 24A

1.1 Volt +/- 5%  
 Countinue current:2A  
 Peak current:3A

MAX : 2A  
 +1.1V\_GFX\_PCIE (16,18,21,22,44)



+1.8V  
 Fs=500K  
 TDC : 3A(I<sub>max</sub>)  
 OCP : 3.6A



**Revision History**

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		


**Schematic Value Explanation Description :**

**RESISTOR**

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005 )					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608 )				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125 )			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216 )		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225 )	POP	1K ohm 5% SMD 1210 package and POP

**CAPACITOR**


Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005 )				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608 )				POP	0.1UF 25V X7R SMD 0603 package POP



**PROJECT: GC9A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
Custom		
<b>Revision &amp; Schematic Value Description</b>		
Date: Monday, December 28, 2009	Sheet 52	of 55





2009

A stage

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-01	30	12/22	R36,R37,R42,R43	Delete R36,R37,R41,R42 (redundant optional resistor) and change connection of E-sata.
EC-A-02	11	12/22	R285	No POP R285 or delete.We have R466 for TPM physical presence
EC-A-03	35	12/22	R101	EC use SPI type
EC-A-04	30	12/22	R623,R625,R626, R627	AUO3 use ext power
EC-A-05	9	12/22	R449,R450	GPIO19,21 should have pull up 10K to +3V due to no internal PU/PD
EC-A-06	39	12/22		Cut LPCPD# signal from TPM#28. due to PCH bug(SUSSTAT# signal chatteringwhen assert)
EC-A-07	35	12/23	R262,C382	Add Pull high for CARE_BUTTON#
EC-A-08	40	12/23	R79,R80,R81, R82,R83,R86, R104,R105,R108	Delete these resistor to save space for layout.
EC-A-09	24	12/28	C2350,C196	Change CAP value per customer request.
EC-A-10	03	12/28	C8222,C8223	Add decoupling cap per RF engineer requested.
EC-A-11	26	12/29	C683	De-pop C683 to prevent efect high frequency of THD+N.

<http://hobi-elektronika.net>

```
ERROR: syntaxerror
OFFENDING COMMAND: --nostringval--
STACK:
/Title
()
/Subject
(D:20100106114247+08'00')
/ModDate
()
/Keywords
(PDFCreator Version 0.9.5)
/Creator
(D:20100106114247+08'00')
/CreationDate
(93121305)
/Author
-mark-
```