


# Wistron Confidential

## PV


2009/10/19

REV : PV-01

<http://hobi-elektronika.net>

<Variant Name>			
		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>S-Class Intel</b>			
Size	Document Number	Rev	
A3		<b>S-Class Intel</b>	
Date: Wednesday, October 28, 2009		Sheet	1 of 62
			<b>SD</b>

# Intel Calpella Arrandale Block Diagram



SYSTEM DC/DC RT8205A	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +3VALW +3VL 53

SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	+1.05VS_VTT +1.05VS 58

SYSTEM DC/DC ADP3211MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_GFX_CORE 55

SYSTEM DC/DC RT8207GQW	
INPUTS	OUTPUTS
DCBATOUT	+1.5VU
+1.5VU	+0.75VS 56

SYSTEM DC/DC RT8208AGQW	
INPUTS	OUTPUTS
DCBATOUT	+VGA_CORE 59

TI CHARGER BQ24740	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA 52

CPU DC/DC ADP3212MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE 0.844~1.3V 65A 54

SYSTEM DC/DC APL5930/APL5930	
INPUTS	OUTPUTS
+3VS	+1.8VS_NB +1.8VS_VGA
+1.5VS	+1.1V_REG 57

PCB 6 LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	<b>Block Diagram</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	2 of 62

# PCH Strapping

Calpella Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

## PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

## USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

091019-1

# Processor Strapping

Calpella Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarkfield samples.	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

090901-1

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X

<http://hobi-elektronika.net>

<Core Design>

**wistron**



Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title		Notes List		Rev
Size	Document Number	S-Class Intel		SD
A3				

Date: Wednesday, October 28, 2009 Sheet 3 of 62




# CPU(2/7)



<http://hobi-elektronika.net>

# CPU(3/7)




<http://hobi-elektronika.net>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **CPU (3/7)-MEM INTERFACE**

Size: A3 Document Number: **S-Class Inter** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 6 of 62



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail values are Auburndale VTT=1.05V Clarksfield VTT=1.1V

<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title: **CPU (4/7)-POWER**

Size: Custom Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 26, 2009 Sheet 7 of 62



# CPU(5/7)



Please note that the VTT Rail values are  
 Auburndale VTT=1.05V  
 Clarkfield VTT=1.1V

<http://hobi-elektronika.net>



<Core Design>

**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title	<b>CPU (5/7)-Graphic POWER</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	SD
A3			
Date:	Wednesday, October 28, 2009	Sheet	8 of 62




# CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.

- VSS\_NCTF#AR34 - AR34 VSS\_NCTF 11
- VSS\_NCTF#B34 - B34 VSS\_NCTF 21
- VSS\_NCTF#B2 - B2 VSS\_NCTF 31
- VSS\_NCTF#B1 - B1 TP MCP VSS\_NCTF7
- VSS\_NCTF#A35 - A35 TP MCP VSS\_NCTF1
- VSS\_NCTF#AT1 - AT1 TP MCP VSS\_NCTF2
- VSS\_NCTF#AT35 - AT35 TP MCP VSS\_NCTF6
- RSVD\_NCTF#AT33 - AT33 X
- RSVD\_NCTF#AT34 - AT34 X
- RSVD\_NCTF#AP35 - AP35 X
- RSVD\_NCTF#AR35 - AR35 X
- RSVD\_NCTF#AT3 - AT3 X
- RSVD\_NCTF#AR1 - AR1 X
- RSVD\_NCTF#AP1 - AP1 X
- RSVD\_NCTF#AT2 - AT2 X
- RSVD\_NCTF#C1 - C1 X
- RSVD\_NCTF#A3 - A3 X
- RSVD\_NCTF#C35 - C35 X
- RSVD\_NCTF#B35 - B35 X
- RSVD\_NCTF#A34 - A34 X
- RSVD\_NCTF#A33 - A33 X

NCTF TEST PIN:  
A35,AT1,AT35,B1,A3,A33,A34,AP1,AP35,  
AR1,AR35,AT2,AT3,AT33,AT34,B35,C1,C35



<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title: **CPU (6/7)-VSS**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 9 of 62

# CPU(7/7)


## SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



0829 SA

090901-1

091019-1




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.


<Core Design>

<b>wistron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: <b>CPU (7/7)-RESERVED</b>			
Size: A3	Document Number:	<b>S-Class Intel</b>	Rev: SD
Date: Wednesday, October 28, 2009	Sheet: 10	of: 62	


### 4 WIRE PWM Fan Control circuit



### T8 H/W Shutdown Control circuit



### Thermal IC Control circuit



<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **G787S11U-GP THERMAL**






Size A3	Document Number	S-Class Intel	Rev SD
---------	-----------------	---------------	--------

Date: Wednesday, October 28, 2009 Sheet 11 of 62

# DIMM2



**Note:**  
 If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0x40  
 SO-DIMMA TS Address is 0x30  
 If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
 SO-DIMMA SPD Address is 0xA2  
 SO-DIMMA TS Address is 0x32



**Layout Note:**  
 Place these Caps near SO-DIMMA.

H = 9.2mm  
 DDR3-2400-10-10-66  
 62.10017.111

<http://nobi-elektronika.net>

**Wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

**File** **DDR3 Socket DM1**


**Size** **Document Number** **Rev**  
 Custom **S-Class Intel** **SD**

**Date:** Wednesday, October 28, 2009 **Sheet** 12 of 62




# DIMM1



- 6 <<> M\_B\_DM[7..0] 6
- 6 <<> M\_B\_DQS[7..0] 6
- 6 <<> M\_B\_DS[7..0] 6
- 6 <<> M\_B\_A[15..0] 6



Note:  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34



Layout Note:  
Place these Caps near  
SO-DIMMB.

SO-DIMMB is placed farther from  
the Processor than SO-DIMMA

DDR3-204P-62-GP  
62.10017.R11  
H = 5.2mm

<http://hobi-elektronika.net>

<Core Design>

**wlstron** Wlstron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **DDR3 Socket DM2**










Size: Custom Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet: 13 of 62

# PCH(1/9)

integrated VccSus1_05,VccSus1_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable

INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs



<Core Design>






**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **PCH (1/9)-SATA/SPI/LPC**

Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 14 of 62

# PCH(2/9)



PCIECLKRQ(0,3,4,5,6,7)# should have a 10K pull-up to +3VALW.  
 PCIECLKRQ(1,2) should have a 10K pull-up to +1.05VS (But CRB is pull-up to +3VS).

**CLKOUTFLEX3/GPIO67:**  
 Configurable as an programmable output clock 48MHz output to SIO.

<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title: **PCH (2/9)-PCIE/SMBUS**


Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 15 of 62





Layout Note:  
Place these near PCH.



System Power Management

IBEXPEAK-M-GP-NF

<http://hobi-elektronika.net>

<Core Design>




**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **PCH (3/9)-DMI/SYS PWR**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 16 of 62

# PCH(4/9)



<http://hobi-elektronika.net>

<Core Design>






**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **PCH (4/9)-LVDS/CRT**




Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 17 of 62

# PCH(5/9)





PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC (Default)
0	1	Reserved
1	0	PCI
1	1	SPI





A16 swap override Strap/Top-Block Swap Override jumper

PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default
-----------	---------------------------------------------------------------------------

<http://hobi-elektronika.net>



Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE




**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

**PCH (5/9)-PCI/USB**

Size A3 Document Number S-Class Intel Rev SD

Date: Wednesday, October 28, 2009 Sheet 18 of 62




<http://hobi-elektronika.net>

**<Core Design>**

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	<b>PCH (6/9)-GPIO</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	
A3			<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	19 of 62

# PCH(7/9)




<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	<b>PCH (7/9)-PWR 1</b>		
Size	Document Number	<b>S-Class Intel</b>	
A3		Rev	<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	20 of 62

<http://hobi-elektronika.net>

# PCH(8/9)





<http://hobi-elektronika.net>

**Wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title		<b>PCH ( 8/9 )-PWR 2</b>	
Size	A3	Document Number	<b>S-Class Intel</b>
Date:	Wednesday, October 28, 2009	Sheet	21 of 62
			Rev <b>SD</b>

# PCH(9/9)



<http://hobi-elektronika.net>






<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title <b>PCH ( 9/9 )-VSS</b>		
Size A3	Document Number <b>S-Class Intel</b>	Rev <b>SD</b>
Date: Wednesday, October 28, 2009	Sheet 22	of 62




# CLOCK GENERATOR




## FSB Frequency Select


FSC	0	1
SPEED	133MHz (Default)	100MHz



## Clock Gen. Eable



## Clock Gen. Crystal



<Core Design>




**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **Clock Generator ICS9LRS3197**

Size A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 23 of 62

# M93 GPU(1/5)



**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **VGA-PCIE/LVDS(1/5)**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet: 24 of 62


M93 GPU(2/5)

**CONFIGURATION STRAPS**  
 ALLOW FOR PULLUP PULLDOWNS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3
TX_PWRS_ENB	GPIO0	POE FILL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X
BIF_GEN2_EN_A	GPIO2	POE GEN2 ENABLED	X
RSVD	GPIO8		0
BIF_VGA_DIS	GPIO28	VGA ENABLED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROM_ID_CFG(2/3)	GPIO(13/11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	XXX
RSVD	GENERICC		0
AUD[1]	HSYNC	AUD[1] AUD[0]	0
AUD[0]	VSYNC	0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dangle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	XX


















Aperture Config	M93S3 GPIO	Strapping Resistor	64MB VRAM	128MB VRAM	256MB VRAM
CONFIG0	GPIO_11	R243	0	0	1
CONFIG1	GPIO_12	R246	1	0	0
CONFIG2	GPIO_13	R250	0	0	0

VRID	3210	Vendor	Type	Vendor P/N
0000	Hynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C	
0001	Samsung E-die	64*16-800MHZ	K4W1G1646B-HC12	



M93 LP: VDDC-0.9/1.1V

SPIO20_VID1	SPIO15_VID0	VDDC
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V




http://hobi-elektronika.net

Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsinchu, Taipei

File: **LCD/CRT/HDMI PORT(2/5)**  
 Size: A2 Document Number: **S-Class Intel** Rev: **SD**  
 Date: Wednesday, October 28, 2009 Sheet: 25 of 62

# M93 GPU(3/5)




<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title		<b>VGA-POWER/GND(3/5)</b>	
Size	Document Number	<b>S-Class Intel</b>	
A3		Rev	<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	26 of 62

# M93 GPU(4/5)



NOTE1

NOTE3

NOTE:1: DPx\_VDD18 and DPx\_PVDD Rails can be join together and remove Decoupling Capacitors and BEAD for DPx\_PVDD if signal integrity for DP lanes are OK.

NOTE:2: DPA\_VDD10 / DPB\_VDD10 and DPE\_VDD10 / DPF\_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK. We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx\_VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.


<http://hobi-elektronika.net>

<Core Design>

		<b>Wistron Incorporated</b> 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
		Title: <b>VGA-POWER/GND(4/5)</b>	
Size: A3	Document Number:	<b>S-Class Intel</b>	
Date: Wednesday, October 28, 2009	Sheet: 27 of 62		
		Rev: SD	



# GPU(5/5)



DIVIDER RESISTORS	DDR2	DDR3/GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **VGA-MEMORY/STRAPS(5/5)**




Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 28 of 62

<http://hobi-elektronika.net>

# VRAM DDR3 (1/2)

# 256MB/512MB DDR3



<http://hobi-elektronika.net>

**WISTRON** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **VGA-MEMORY/STRAPS(2/4)**



Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 29 of 62



# VRAM DDR3 (2/2)

# 256MB/512MB DDR3



<Core Design>



**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **VGA-MEMORY/STRAPS(4/4)**


Size: A3 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet 30 of 62


# CRT I/F & CONNECTOR



## DDC&HSYNC&VSYNC



## ESD



<http://hobi-elektronika.net>







<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	<b>CRT Connector</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	SD
Date:	Wednesday, October 28, 2009	Sheet	31 of 62

# LVDS CONNECTOR



## LCD / INVERTER INTERFACE / CAMERA



### Camera Power&Interface



### LCD Power&Discharge



<Core Design>

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title: **LCD/Inverter Connector/CAM/LED**

Size: Custom Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 32 of 62


<http://hobi-elektronika.net>

M93




PCH Level Shift


PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0



DIS HPD




UMA HPD




HDMI CONNECTOR

33



HDMI DDC



<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **HDMI CONN.**


Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet: 33 of 62


<http://hobi-elektronika.net>

### SATA LED FOR HDD

090630-1



### Fingerprint



<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **SATA&CAP LED&GOLDEN FINGER**


Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 34 of 62


# SATA HD Connector



# ODD Connector



# EXPRESS CARD Connector



<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **HDD / CDROM / NEW CARD**

Size A3: Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 35 of 62






http://hobi-elektronika.net






**<Core Design>**

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	<b>LAN REALTEK RTL8151DH</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	
A3		<b>SD</b>	
Date:	Wednesday, October 28, 2009	Sheet	36 of 62



close to XF1 pin1,4,7,10



Yellow  
B1 (+), B2 (-)  
Green  
A1 (-), A2 (+)

IF NOT OVER CLOCKING, LED\_ACT# WILL ACT HIGH Check LAN chip for LED\_ACT# function on RJ45 connector pin define.


<http://hobi-elektronika.net>

<Core Design>


Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title		<b>Magnetic &amp; RJ45</b>	
Size	Document Number	S-Class Intel	
A3			Rev SD
Date:	Wednesday, October 28, 2009	Sheet	37 of 62



**Card Reader  
USB Interface  
RTS5138-GR-GP**



**EMI Reserve Cap**



**4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)**



<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei



Title: **CardReader RTS5138**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**



Date: Wednesday, October 28, 2009 Sheet 38 of 62

# Mini-Card--WLAN

## Half minicard



# ACCELEROMETER



<http://hobi-elektronika.net>


<Core Design>

<b>wistron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title <b>Mini-Card/Accelerometer</b>			
Size A3	Document Number	<b>S-Class Intel</b>	
Date:	Wednesday, October 28, 2009	Sheet	39 of 62
			SD

# Mini-Card--WWAN


Full minicard

- AFTP106 1 UIM\_PWR
- AFTP108 1 UIM\_DATA
- AFTP109 1 UIM\_CLK
- AFTP110 1 UIM\_RST
- AFTP111 1 UIM\_VPP
- AFTP112 1 M\_WXMIT\_OFF#
- AFTP125 1 WWAN\_LED# 1
- AFTP126 1 WWAN\_DET#
- AFTP127 1 USB20\_N9
- AFTP128 1 USB20\_P9
- AFTP142 1 +3VS\_WWAN
- AFTP143 1 +3VS\_WWAN
- AFTP144 1 +3VS\_WWAN
- AFTP145 1 +3VS\_WWAN
- AFTP208 1 GND
- AFTP209 1 GND
- AFTP210 1 GND




# SIM Card Slot

40



# WIRELESS LED Control



<http://hobi-elektronika.net>

<Core Design>

**wistron**


Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **Mini-Card/Accelerometer**


Size A3 Document Number **S-Class Intel** Rev **SD**

Date: Wednesday, October 28, 2009 Sheet 40 of 62


# AUDIO CODEC(92HD80)




**Port Arrangement**  
 Port A---> Ext Mic  
 Port B---> HP  
 Port C---> Int Mic  
 Port D---> SPKR  
 Port E---> FREE  
 Port F---> FREE



## SENSE Detect




## Digital GND & AUD\_AGND



<http://hobi-elektronika.net>

## PC BEEP




<Core Design>

**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title	<b>AUDIO 92HD80 / OP AMP</b>		Rev
Size	A3	Document Number	<b>S-Class Intel</b>
Date:	Wednesday, October 28, 2009	Sheet	41 of 62


**SD**

# Internal Digital MIC



DMIC_PWR	1	AFTP4	AFTE14P-GP
DMIC_DATA_R	1	AFTP2	AFTE14P-GP
DMIC_CLK_R	1	AFTP3	AFTE14P-GP
GND	1	AFTP5	AFTE14P-GP

# Ppre-AMP. for External MIC



Note : C963 & C964 need close Audio codec IC


<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	<b>AUDIO Pre-AMP / CONN</b>		
Size	Document Number	<b>S-Class Intel</b>	Rev
A3			<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	42 of 62




### Jack Detect




### MIC IN



### RF Reserver Cap




### HeadPhone OUT





- SPKR\_R- 1 AFTP146 AFTE14P-GP
- SPKR\_R+ 1 AFTP147 AFTE14P-GP
- SPKR\_L- 1 AFTP148 AFTE14P-GP
- SPKR\_L+ 1 AFTP149 AFTE14P-GP
- GND 1 AFTP206 AFTE14P-GP
- GND 1 AFTP207 AFTE14P-GP

### Speaker Connector



### Audio Board Connector



<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **AUDIO Pre-AMP / CONN**


Size: A3 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 43 of 62



# Left Side USB + ESATA Port



# Right Side USB x 2



# BT CONN.



<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei



Title: **USB / BT Connector**

Size A3 Document Number: **S-Class Intel** Rev **SD**

Date: Wednesday, October 28, 2009 Sheet 44 of 62



<http://hobi-elektronika.net>

# POWER SW CONN.



## Power SW Circuit

## 24 PIN LPC DEBUG CONN.




<http://hobi-elektronika.net>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **FWH / BTN / DEBUG CONN.**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**


Date: Wednesday, October 28, 2009 Sheet: 45 of 62



ID	R510	R509	R506	R504
DB1	X		X	
DB2	X		X	
DBx	X			
S11		X	X	
S12		X	X	
S1x		X	X	
PV			X	
N/A				X
PVx				X
N/A				X
N/A				X

**Layout Notes:**  
 Make sure that the stubs to the test points (KBC\_PWR\_ON, 1098\_XTAL1) in the layout are as short as possible on the high speed signals.

**System Board ID Detect**



<http://hobi-elektronika.net>




**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

---


Title: **KBC 1098**

Size: A3 Document Number: **S-Class Intel** Rev: **SD**




Date: Wednesday, October 28, 2009 Sheet: 46 of 62



MDC 1.5 Conn.



Touch\_Pad CONN.



<Core Design>






**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **MDC/KBD/ON OFF/T.P.**



Size: A3 | Document Number: **S-Class Intel** | Rev: **SD**

Date: Wednesday, October 28, 2009 | Sheet: 47 of 62



+3VALW to +3VS Transfer



+5VALW to +5VS Transfer



Discharge circuit-1




<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	<b>DC/DC Circuit</b>		Rev
Size	Document Number	<b>S-Class Intel</b>	SD
A3			
Date:	Wednesday, October 28, 2009	Sheet	48 of 62




<http://hobi-elektronika.net>

<Core Design>

<b>wistron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title: <b>POK CKT</b>			
Size: A3	Document Number:	<b>S-Class Intel</b>	
Date: Wednesday, October 28, 2009	Sheet: 49	of: 62	Rev: <b>SD</b>



# Power Block Diagram



<http://hobi-elektronika.net>


<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **Power Block Diagram**


Size: A3	Document Number: S-Class Intel	Rev: SD
Date: Wednesday, October 28, 2009	Sheet: 50 of 62	

# Adaptor in to generate DCBATOUT



VIN	1	AFTP188	AFTE14P-GP
VIN	1	AFTP189	AFTE14P-GP
VIN	1	AFTP190	AFTE14P-GP
LIMIT_SIGNAL	1	AFTP191	AFTE14P-GP
DC_PIN2	1	AFTP192	AFTE14P-GP
DC_PIN1	1	AFTP193	AFTE14P-GP
GND	1	AFTP194	AFTE14P-GP
GND	1	AFTP195	AFTE14P-GP

# BATTERY CONNECTOR



AFTE14P-GP	AFTP205	1	BATTA
AFTE14P-GP	AFTP180	1	BATTA
AFTE14P-GP	AFTP181	1	BAT_SDA0
AFTE14P-GP	AFTP182	1	BAT_SCL0
AFTE14P-GP	AFTP183	1	BAT_TH#
AFTE14P-GP	AFTP184	1	GND
AFTE14P-GP	AFTP185	1	GND
AFTE14P-GP	AFTP186	1	GND
AFTE14P-GP	AFTP187	1	GND

<http://hobi-elektronika.net>


<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **DC & BATTERY CONN.**

Size: Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 51 of 62



<http://hobi-elektronika.net>


<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsinchu, Taipei

File: **CHARGER BQ24740**

Size A2 Document Number: **S-Class Intel** Rev SD

Date: Wednesday, October 28, 2009 Sheet 52 of 62



**Iomax: 5A**  
**OCP >= 9A**

**68.3R31B.10D**  
I<sub>dc</sub>: 6A, I<sub>sat</sub>: 13.5A  
R<sub>dc</sub>: 17.6 ~ 25 mOhm

**84.08884.A37**  
I<sub>d</sub>: 9A Q<sub>g</sub>: 5 ~ 7nC  
R<sub>dson</sub>: 22 ~ 30 mOhm  
2nd: 84.00406.037

**68.3R31B.10D**  
I<sub>dc</sub>: 6A, I<sub>sat</sub>: 13.5A  
R<sub>dc</sub>: 17.6 ~ 25 mOhm

**Iomax: 4A**  
**OCP >= 10.8A**

**77.92271.021**  
220uF 6.3V  
ESR: 15mOhm  
ripple current: 3100 mA

	TPS51125	TPS51123
Q49 Q26	Install	Non-Install
R694	Install	Install
R669	Non-Install	Install
R710	Non-Install	Install
R716	820K	100K
R693	Non-Install	Non-Install
R709	Install	Install
R687	Non-Install	Non-Install

	RT8205A	RP8223
Q40 Q41	Install	Non-Install
R694	Non-Install	Non-Install
R669	Non-Install	Non-Install
R710	Install	Install
R716	Non-Install	Non-Install
R693	Install	Install
R709	Install	Install
R687	Non-Install	Non-Install

	GND	VREF	VREG3	VREG5
<b>SKIPSEL</b>	PWM mode	SKIP mode	Ultrasonic Mode (Freq > 20KHz)	Ultrasonic Mode (Freq > 20KHz)
<b>TONSEL</b>	Ch1: 200KHz Ch2: 250KHz	Ch1: 300KHz Ch2: 375KHz	Ch1: 400KHz Ch2: 500KHz	Ch1: 400KHz Ch2: 500KHz

**wistron**


Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Part Number: **RT8205AGW +5VALW/+3VALW**

Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet 53 of 62

Iomax = 40A  
OCP<65A



Close to Phase 1 Low side MOSFET

Close to Choke pin1

Close to Phase 1 Choke

Parallel

Layout Note:  
Put Q44 near VR

68.R3610.20K  
0.36UH, DCR=0.76+/-5%  
Idc=28A, Isat=60A

79.47719.2CL  
Panasonic 470uF / 2V  
ESR=4.5mohm / Ripple=3.8A

H_VDD9	R95	1K821-L-GP
H_VDD9	R41	1K821-L-GP
H_VDD9	R43	1K821-L-GP
H_VDD9	R47	1K821-L-GP
H_VDD9	R83	1K821-L-GP
H_VDD9	R87	1K821-L-GP
PM_DPRS1PVR	R83	1K821-L-GP
PSW	R82	1K821-L-GP
H_VDD9	R90	1K821-L-GP
H_VDD9	R94	1K821-L-GP
H_VDD9	R98	1K821-L-GP
H_VDD9	R402	1K821-L-GP
H_VDD9	R405	1K821-L-GP
H_VDD9	R407	1K821-L-GP
H_VDD9	R410	1K821-L-GP
PM_DPRS1PVR	R415	1K821-L-GP
PSW	R411	1K821-L-GP

<http://hobi-elektronika.net>


<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsinchu, Taipei

File: **ADP3212MNR2G\_CPU CORE**

Size: A2 Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 54 of 62




I<sub>omax</sub>=15A  
 OCP> 26A

Panasonic  
 EEFSX0D471XE  
 ESR=6m-ohm 2pcs

<http://hobi-elektronika.net>

# RT8207 for 1D5V and 0D75V



84.08692.037  
 Id=10.5A  
 Qg=8.7-13nC,  
 Rds(on)=10.5-14mohm

84.07672.037  
 Id=15A  
 Qg=15-21nC,  
 Rds(on)=5.2-6.9mohm

68.1R51A.10J  
 RDC: 4-6 mΩ  
 Irms: 14A, Isat:28A

79.33719.20D  
 Panasonic 330uF  
 2V, ESR: 15mohm  
 ripple current: 2.7 A

+1D5V RUN P  
 Iomax=12A, QCP >= 20A

<Core Design>




**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title: **RT8207GQW +1.5VU / +0.75VS**

Size A3 Document Number **S-Class Intel** Rev **SD**

Date: Wednesday, October 28, 2009 Sheet 56 of 62







<http://hobi-elektronika.net>

<Core Design>

**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title: **APL5930 +1.8VS\_VGA /+1.8VS\_NB /+1D1V\_REG**

Size A3	Document Number	<b>S-Class Intel</b>	Rev
Date: Wednesday, October 28, 2009	Sheet 57	of 62	SD



<http://hobi-elektronika.net>

<Core Design>


**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsinchu, Taipei

Part: **RT8209B +1.05VS\_VTT +1.05VS**

Size: A2 Document Number: **S-Class Intel** Rev: **SD**

Date: Wednesday, October 28, 2009 Sheet: 58 of 62

# RT8208A for +VGA\_CORE



84.08884.A37  
 Id: 7.2A  
 Qg: 5 ~ 7nC  
 Rds(on): 22 ~ 30 mohm


84.07692.A37  
 Id: 12A Qg: 7.6~10.6nC  
 Rds(on): 9.5 ~ 13 mohm

M93 LP: VDDC=0.9/1.1V

G1	G0	VDDC
0	0	0.9V
0	1	0.95V
1	0	1.05V
1	1	1.1V

$+VCC\_GFX\_CORE = (1 + R_t / R_b) \times 0.75$

+VCC_GFX_CORE	R <sub>Top</sub>	R <sub>Bot</sub>	GPIO15_VID0_R	GPIO20_VID1_R	ideal voltage	actual voltage
0.9v	10k	R1 49.9k	LOW	LOW	0.9003	
0.95v	10k	R1 49.9k // R2 49.9k	LOW	HIGH	0.9493	
1.05v	10k	R1 49.9k // R3 150k	HIGH	LOW	1.0506	
1.1v	10k	R1 49.9k // R2 49.9k // R3 150k	HIGH	HIGH	1.0997	










<Core Design>

**wistron** Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title: **RT8208AGQW +VGA\_CORE**

Size: Custom Document Number: **S-Class Intel** Rev: SD

Date: Wednesday, October 28, 2009 Sheet: 59 of 62



When AC\_ADP\_PRES=0 --> 1  
 $V_{in} = (R_{162} // R_{151}) / [(R_{162} // R_{151}) + R_{148}] \cdot 51125\_VREF$   
 $V_{in} = 17.6145V$


When AC\_ADP\_PRES=1 --> 0  
 $[(V_{in} - 51125\_VREF) / R_{148}] + [(+3VL - 51125\_VREF) / (R_{151} + R_{153})] = 51125\_VREF / R_{162}$   
 $V_{in} = 17.212554V$

When ADP\_PRES=0 -> 1  
 $P2 = (R_{169} // R_{159}) / [(R_{162} // R_{151}) + R_{174}] \cdot 51125\_VREF$   
 $P2 = 13.325V$

When ADP\_PRES=1 -> 0  
 $[(P2 - 51125\_VREF) / R_{169}] + [(+3VL - 51125\_VREF) / (R_{175} + R_{159})] = 51125\_VREF / R_{162}$   
 $P2 = 10.894V$

<http://hobi-elektronika.net>

# HOLE



- Note:**
- HOLE 1, 10, 13, 14 : ZZ.00PAD.N11
  - HOLE 6, 11, 12 : ZZ.00PAD.D01
  - HOLE 19, 20 : 34.4DP14.001
  - HOLE 17, 25 : ZZ.00PAD.D11
  - HOLE 2 : 34.4GK01.001
  - HOLE 3, 4, 5 : 34.4GK01.001
  - HOLE 21, 22 : 34.4GK02.001


<http://hoi-elektronika.net>

		<b>Wistron Incorporated</b>	
		21F, 88, Hsin Tai Wu Rd Hsieh, Taipei	
<b>HOLE</b>			
Title	Document Number	<b>S-Class Intel</b>	
Size A3		Rev	<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	61 of 62



<http://hobi-elektronika.net>

<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>Change Notes List</b>			
Size	Document Number		Rev
A3		<b>S-Class Intel</b>	SD
Date:	Wednesday, October 28, 2009	Sheet	62 of 62